
1350A GRAPHICS TRANSLATOR







OPERATING AND SERVICE MANUAL

MODEL 1350A GRAPHICS TRANSLATOR

(Including Options 900, 901, 902, 904, 905, 906, 908, and 909)

SERIAL NUMBERS

This manual applies directly to instruments with serial numbers prefixed 1920A.

With changes described in Section VII, this manual also applies to instruments with serial numbers prefixed 1906A, 1750A.

© COPYRIGHT HEWLETT-PACKARD COMPANY/COLORADO SPRINGS DIVISION 1979 1900 GARDEN OF THE GODS ROAD, COLORADO SPRINGS, COLORADO, U.S.A.

ALL RIGHTS RESERVED

Manual Part Number 01350-90904 Microfiche Part Number 01350-90804

PRINTED: JULY 1979

This product has been designed and tested according to International Safety Requirements. To ensure safe operation and to keep the product safe, the information, cautions, and warnings in this manual, must be heeded. Refer to Section I and the Safety Summary for general safety considerations applicable to this product.

CERTIFICATION

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

WARRANTY

This Hewlett-Packard product is warranted against defects in material and workmanship for a period of one year from date of shipment. During the warranty period, Hewlett-Packard Company will, at its option, either repair or replace products which prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by HP. However, warranty service for products installed by HP and certain other products designated by HP will be performed at Buyer's facility at no charge within the HP service travel area. Outside HP service travel areas, warranty service will be performed at Buyer's facility only upon HP's prior agreement and Buyer shall pay HP's round trip travel expenses.

For products returned to HP for warranty service, Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OR MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

EXCLUSIVE REMEDIES

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

ASSISTANCE

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

SAFETY SUMMARY

The following general safety precautions must be observed during all phases of operation, service, and repair of this instrument. Fallure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the instrument. Hewlett-Packard Company assumes no liability for the customer's fallure to comply with these requirements.

GROUND THE INSTRUMENT.

To minimize shock hazard, the instrument chassis and cabinet must be connected to an electrical ground. The instrument is equipped with a three-conductor ac power cable. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet International Electrotechnical Commission (IEC) safety standards.

DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE.

Do not operate the instrument in the presence of flammable gases or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

KEEP AWAY FROM LIVE CIRCUITS.

Operating personnel must not remove instrument covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

DO NOT SERVICE OR ADJUST ALONE.

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

DO NOT SUBSTITUTE PARTS OR MODIFY INSTRUMENT.

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification of the instrument. Return the instrument to a Hewlett-Packard Sales and Service Office for service and repair to ensure that safety features are maintained.

DANGEROUS PROCEDURE WARNINGS.

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

WARNING

Dangerous voltages, capable of causing death, are present in this instrument. Use extreme caution when handling, testing, and adjusting.

Table of Contents Model 1350A

TABLE OF CONTENTS

| Section | | Page | Section | | | | |
|---------|--------------------|-----------------------------------|---------|---------|-------|--------------------------------|------|
| I | GENE | CRAL INFORMATION | 1-1 | | 3-58. | Potpourri | 3-9 |
| | | | | | 3-59. | Dummy Files | |
| | 1-1. | Introduction | 1-1 | | 3-63. | Example Programs | 3-9 |
| | 1-4. | Specifications | . 1-1 | | 3-65. | Quick Reference to Commands . | 3-11 |
| | 1-6. | Safety Considerations | | | 3-67. | Reducing CRT Flicker | 3-11 |
| | 1-8. | Instruments Covered by Manual | 1-1 | | | | |
| | 1-13. | Description | 1-1 | IV | PERF | ORMANCE TESTS | 4-1 |
| | 1-19. | Options | 1-2 | | | | |
| | 1-21. | Accessories Supplied | 1-2 | | 4-1. | Introduction | 4-1 |
| | 1-23. | Accessories Available | 1-2 | | 4-3. | Equipment Required | 4-1 |
| | 1-25. | Recommended Test Equipment | 1-2 | | 4-5. | Performance Test Procedures | 4-1 |
| | 1-27. | HP-IB Interface Capability | | | 4-6. | Performance Verification | 4-1 |
| | 1-29. | HP-IB Response Times | | | 4-8. | Auxiliary (color) Verification | 4-3 |
| | 1-31. | Auxiliary Connector | | | | - · | |
| | 1-34. | HP 9825A Memory Considerations | 1-5 | V | ADJU | JSTMENTS | 5-1 |
| | | | | | | | |
| II | INST | ALLATION | 2-1 | | 5-1. | Introduction | |
| | | | | | 5-3. | Equipment Required | |
| | 2-1. | Introduction | | | 5-5. | Adjustments | 5-1 |
| | 2-3 . | Initial Inspection | 2-1 | | 5-7. | +5 Volt Power Supply | |
| | 2-5 . | Preparation for Use | 2-1 | | | Adjustment | |
| | 2-6. | Power Requirements | 2-1 | | 5-8. | Z-Axis Output Adjustment | 5-2 |
| | 2-8. | AC Line Voltage Selection | | | 5-9. | X-Axis DAC Adjustments | 5-4 |
| | 2-10. | AC Power Cable | 2-2 | | 5-10. | Y-Axis DAC Adjustments | 5-6 |
| | 2-12. | Operating Environment | 2-2 | | 5-11. | DAC Timing Adjustments | 5-6 |
| | 2-17. | Environment | 2-2 | | 5-12. | Point Blanking Adjustments | 5-8 |
| | 2-19. | Packaging | 2-2 | | 5-13. | TTL Blanking Adjustment | 5-9 |
| | 2-22. | HP-IB System Interface | | | | | |
| | | Connections | 2-3 | VI | REPL | ACEABLE PARTS | 6-1 |
| | 2-24. | HP-IB Address Selection | 2-4 | | | | |
| | 2-27. | Display Connections | 2-4 | | 6-1. | Introduction | 6-1 |
| | | | | | 6-3. | Abbreviations | 6-1 |
| III | OPER | ATION | 3-1 | | 6-5. | Replaceable Parts List | 6-1 |
| | | | | | 6-7. | Ordering Information | |
| | 3-1. | Introduction | 3-1 | | 6-10. | Direct Mail Order System | 6-1 |
| | 3-4. | Panel Features | | | | • | |
| | 3-6. | Operating Characteristics | | VII | MAN | UAL CHANGES | 7-1 |
| | 3-8. | 1350A Refresh Rate | | | | | |
| | 3-17. | Programming | | | 7-1. | Introduction | 7-1 |
| | 3-21. | Formatting Rules | | | 7-3. | Manual Changes | 7-1 |
| | 3-28. | Files | | | 7-6. | Manual Change Instructions | 7-1 |
| | 3-34. | Required Initialization Sequence | | | | 8 | |
| | 3-38. | Example Command Strings | | VIII | SERV | ICE | 8-1 |
| | 3-39. | TTL Blanking | | , ,,,,, | 8-1. | Introduction | 8-1 |
| | 3-42. | Hardware Blinking | | | 8-5. | Theory of Operation | 8-1 |
| | 3-44. | Point Blanking | | | 8-7. | Logic Conventions | 8-1 |
| | 3-47. | Line Sync | | | 8-8. | Mnemonics | 8-1 |
| | 3- 4 1. | Tri-Color | | | 8-9. | Logic Symbology | 8-1 |
| | 3-50. 3-54. | Phosphor Protect on Large Screen | 0.0 | | 8-10. | Troubleshooting | 8-2 |
| | U-U4. | Displays | 3-8 | | 8-11. | Troubleshooting Procedure | 8-2 |
| | 3-56. | 1350A Command Response Times | | | 8-16. | Trouble Diagnosis | 8-2 |
| | 0 00. | TOOGIA COMMINGIA ENCOPONDO EMILOS | | | J 10. | TIVUDIO DIGETIVOID | |

TABLE OF CONTENTS (Cont'd)

| Section | | Page | Section | | Page |
|----------------|-------------------------------------|------|----------------|--------------------------------------|--------------|
| 8-18. | Preventive Maintenance | 8-2 | 8-58. | Display Parameter Latch and | |
| 8-21. | Quick Reference to Service Sheets . | | 0 00. | Multiplexer | 8-28 |
| 8-23. | Simplified Block Diagram Descripti | | 8-59. | Memory Read/Write | 0 20 |
| | (Service Sheet 1) | | 0 00. | Controller | 8-28 |
| 8-24. | HP-IB Input/Output Assembly A3 | | 8-60. | Schematic 3C Principles of | 0 2 0 |
| | (Service Sheet 2) | 8-8 | 0 00. | Operation (Mode and Pointer | |
| 8-26. | General Information | 8-11 | | Control) | 8-30 |
| 8-27. | Operating Overview | 8-11 | 8-61. | Introduction | 8-30 |
| 8-28. | Schematic 2A Principles of | | 8-62. | Memory Mode Controller | 8-30 |
| | Operation | 8-12 | 8-63. | Memory Pointer Controller | 8-30 |
| 8-29. | IFC (Interface Clear) | 8-12 | 8-64. | Schematic 3D Principles of Operation | |
| 8-30. | Command Mode (ATN=low) | 8-12 | 0 0 1. | (Memory Timing and Output | |
| 8-31. | Data Mode (ATN=high) | 8-12 | | Control) | 8-32 |
| 8-32. | Schematic 2B Principles of | | 8-65. | Introduction | 8-32 |
| | Operation | 8-16 | 8-66. | Memory Timing Generator | 8-32 |
| 8-33. | Listen for Program/Data | | 8-67. | Vector Generator Controller | 8-32 |
| | Circuits | 8-16 | 8 -6 8. | Schematic 3E Principles of Operati | |
| 8-34. | DO WRITE Circuits | 8-16 | | (Z-axis Output) | 8-34 |
| 8-35. | Return to Listen for Program | 8-16 | 8-70. | Z-axis Blanking Controller | 8-34 |
| 8-36. | Pen Enable (Z-axis) Circuit | 8-16 | 8-71. | Z-axis Level Controller | 8-34 |
| 8-37. | Schematic 2C Principles of | | 8-72. | Z-axis Amplifier | 8-34 |
| | Operation | 8-18 | 8-73. | Display Board Assembly A4 | |
| 8-38. | Case 1. 1350A Receiving | | 5 .5. | (Service Sheet 4) | 8-36 |
| | Parameter(s) | 8-18 | 8-74. | Display Board Troubleshooting | 8-36 |
| 8-39. | Case 2. 1350A Receiving Text | 8-18 | 8-75. | General Information | 8-36 |
| 8-40. | Schematic 2D Principles of | | 8-76. | Operating Overview | 8-36 |
| | Operation | 8-20 | 8-77. | Schematic 4A Principles of | |
| 8-41. | CLK1 and CLK2 Generators | 8-20 | 7 | Operation | 8-40 |
| 8-42. | Power Interrupt Detector | 8-20 | 8-78. | Operating Overview | 8-40 |
| 8-43. | TTL Blanking | 8-20 | 8-79. | Detailed Operation | 8-40 |
| 8-44. | TTL Blinking | 8-20 | 8-80. | Schematic 4B Principles of | |
| 8-45. | Auxiliary | 8-20 | | Operation | 8-45 |
| 8-46. | Control Board A1 (Service | | 8-81. | Case 1. Special Hardware | 8-45 |
| | Sheet 3) | 8-22 | 8-82. | Case 2. Vector Generation | 8-45 |
| 8-47. | Control Board Troubleshooting | 8-22 | 8-83. | Schematic 4C Principles of | |
| 8-48. | General Information | 8-23 | | Operation | 8-48 |
| 8-49. | Operating Overview | 8-23 | 8-84. | Case 1. Vector Generation | 8-48 |
| 8-50. | Schematic 3A Principles of | | 8-85. | Case 2. Character Generation | 8-48 |
| | Operation (Control Signal | | 8-86. | Schematic 4D Principles of | |
| | Generator) | 8-25 | | Operation | 8-50 |
| 8-51. | Introduction | 8-25 | 8-87. | Case 1. Vector Generation | 8-50 |
| 8-52. | Control Instruction Latch and | | 8-88. | Case 2. Character Generation | 8-50 |
| | Decoder | 8-25 | 8-89. | Schematic 4E Principles of | |
| 8-53. | Control Instruction | | | Operation | 8-52 |
| | Handshaker | 8-25 | 8-90. | Operation | |
| 8-54. | Frame and File Detector | 8-25 | 8-91. | Adjustments | |
| 8-55. | Schematic 3B Principles of Operati | on | 8-92. | Character Generator A6 | |
| | (Data Input Control) | 8-28 | | (Service Sheet 5) | 8-54 |
| 8-5 6 . | Introduction | 8-28 | 8-93. | Schematic 5 Principles of | |
| 8-57. | Data Gate | 8-28 | | Operation | 8-54 |

TABLE OF CONTENTS (Cont'd)

| Section | n | | Page | Section | n I | Page |
|---------------|------------------------|-------------------------------------|--------------|--------------|--|--------------|
| 8 | 3-94. | Power Supply A5 (Service Sheet 6) | 8-56 | | 3-98. Troubleshooting | 8-56 |
| 8 | 3-95. | Schematic 6 Principles of | | _ | Operation | 8-58 |
| | | Operation | . 8-56 | | 3-100. +5 Volt Power Supply | 8-58 |
| { | 3-96. | Three-terminal Regulator | 0.50 | | 3-101. Line Sync Generator | 8-58 8-58 |
| ; | 8-97. | Supplies Fan Circuit | 8-56 8-56 | c | 5-102. Troubleshooting | 0-90 |
| | | LIST C | F ILLU | JSTRAT | TIONS | |
| Figure | e | Title | Page | Figure | Title I | Page |
| 2-1. | Line | e Voltage Selection Switches | 2-1 | 5-12. | Blanking Delay Adjustment Location | |
| 2-1. 2-2. | | ver Cables Available | 2-1 | 0-12, | | 5-10 |
| 2-2. 2-3. | | el Cables Avanable | 2-2 | | V | |
| 2-0. | | onnector | 2-3 | 6-1. | Chassis Parts and Board Assy | |
| 2-4. | _ | ress Switch A3S1 | 2-4 | • | Identification | 6-3 |
| 2-5. | | A Connected to a Single Display | 2-4 | | | |
| 2-6. | | A Connected to Four Display (Using | | 7-1. | Replacement for Input/Output Board | |
| 20. | | L Blanking) | 2-6 | | A3 Component Locator | 7-3 |
| | • | 2 Diam. | - • | 7-2. | Replacement for Schematic 2A | |
| 3-1. | 1350 | A Controls, Connectors, and | | | (S/P 1906A) | 7-4 |
| 01. | | dicators | 3-2 | 7-3. | Replacement for Schematic 2B | |
| 3-2. | | king Switch S2 Location on | | | (S/P 1906A | 7-5 |
| | | put/Ouput Board | 3-7 | 7-4. | Replacement for Schematic 2C | |
| 3-3. | | nt Blanking Switch Location on | | | (S/P 1906A) | 7-6 |
| | | ontrol Board | 3-8 | 7- 5. | Replacement for Schematic 2D | |
| 3-4. | Dis | olay for Example Program | 3-9 | | (S/P 1906A) | 7-7 |
| | | | | 7-6 . | Replacement for Power Supply Board A5 | |
| 4-1. | Peri | Formance Verification Test Setup | 4-1 | | Component Locator (S/P 1750A) | 7-8 |
| | | | | 7-7. | Replacement for Schematic 6A | |
| 5-1. | +5 V | V Test Point Location on Display | | | (S/P 1750A) | 7-9 |
| | \mathbf{B}_{i} | oard | 5-1 | 7-8. | Replacement for Schematic 6B | |
| 5-2. | | V Adjustment Location on Power | | | (S/P 1750A) | 7-11 |
| | S | upply | | | | |
| 5-3. | Equ | ipment Setup | 5-2 | 8-1. | Schematic Diagram Symbols | 8-0 |
| 5-4. | Z-A | xis Output and Adjustment | | 8-2. | Symbol for a Quad D Flip-flop | 8-1 |
| | L | ocations on Control Board | 5-3 | 8-3 . | Symbol for a Quad Data | |
| 5-5. | | xis Adjustment Waveform | | | Selector/Multiplexer | 8-1 |
| 5 -6 . | | C Adjustment Indication on CRTs | 5-5 | 8-4. | Troubleshooting Flow Chart | 0.0 |
| 5-7. | $\mathbf{D}\mathbf{A}$ | C Adjustment Locations on Display | | | (for board isolation) | 8-3 |
| | | oard | | 8-5. | 1350A Simplified Block Diagram | 8-5 |
| 5-8. | | C Timing Adjustment CRT Display | | 8-6. | Schematic 1B, 1350A Wiring and | 8-5 |
| 5-9 . | | desired Vector Shape for DAC Timing | 5-7 | 0.7 | Interconnect Diagram | o-0 |
| 5-10. | | nt Blanking Switch and Adjustment | F 0 | 8-7. | Schematic 1C, Interface Board A2, Schematic | 8-6 |
| | | ocations on Control Board | 5-8 | 8-8. | Input/Output Board A3 Block | J- U |
| 5-11. | | nking Switch Location on | 5.10 | 0-0. | Diagram | 8-10 |
| | İr | nout/Output Board | 5-10 | | Diagram | 5 -5 |

Input/Output Board 5-10

LIST OF ILLUSTRATIONS (Cont'd)

| Figure | Title | Page | Figure | Title | Page |
|--|--|---|--|--|---|
| 8-9. 8-10. | 1350A Memory Organization HP-IB Handshake Sequence for | | 8-29. | Display Board A4, Troubleshooting Flow Chart | 8-37 |
| | Data Transfer | 8-12 | 8-30. | Simplified Block Diagram for | |
| 8-11. | Input/Output Board A3 Component | | | Schematic 4A | 8-39 |
| | Locator | 8-14 | 8-31. | Component Locator for Schematic 4A | 8-42 |
| 8-12. | Schematic 2A | | 8-32. | Schematic 4A | 8-43 |
| 8-13. | Plot Absolute DO WRITE, WRITING, as | | 8-33. | Simplified Block Diagram for | |
| | CHANGE DATA Sequence | 8-16 | | Schematic 4B-4E | 8-44 |
| 8-14. | Text Mode DO WRITE, WRITING, and | | 8-34. | Rate Multiplier Timing Diagram | 8-45 |
| | CHANGE DATA Sequence | 8-16 | 8-35. | Vector Generation Timing Diagram | 8-45 |
| 8-15. | Schematic 2B | | 8-36. | Component Locator for Schematic 4B | |
| 8-16. | Schematic 2C | | 0.0 | Part of Schematic 4C and 4D | 8-46 |
| 8-17. | Schematic 2D | | 8-37. | Schematic 4B | 8-47 |
| 8-18. | Control Board A1 Block Diagram | 8-22 | 8-38. | Schematic 4C | 8-49 |
| 8-19. | Control Instruction Handshake | | 8-39. | Schematic 4D | 8-51 |
| | Timing | 8-25 | 8-40. | Component Locator for Schematic 4E ar | |
| 8-20. | Typical Frame and File Detector | | | Part of Schematic 4C | 8-52 |
| | Response to BF | | 8-41. | Schematic 4E | 8-53 |
| 8-21. | Control Board A1 Component Locator. | | 8-42. | Character Generator Board A6 | |
| 8-22. | Schematic 3A | | | Component Locator Schematic 5 | 8-54 |
| 8-23. | Schematic 3B | | 8-43. | Schematic 5 | 8-55 |
| 8-24. | Pointer Control Signal Timing | | 8-44. | Power Supply Board A5 | |
| 8-25. | Schematic 3C | | | Component Locator | 8-56 |
| 8-26. | Memory Timing Signals | | 8-45. | Schematic 6A | 8-57 |
| 8-27. | Schematic 3D | 8-33 | 8-46. | Schematic 6B | 8-59 |
| 8-28. | Schematic 3E | 8-35 | 8-47. | 1350A Adjustment Locations | 8-61 |
| | 11 | ST OF | TABLES | | |
| | | 0.0. | . ~ | | |
| Table | Title | Page | Table | Title | Раде |
| Table | Title | Page | Table | Title | Page |
| Table | Title Specifications | | Table 6-3. | Title List of Manufacturers' Codes | Page 6-19 |
| | Specifications | 1-2 | | | |
| 1-1. | | 1-2 1-3 | | | 6-19 |
| 1-1. 1-2. | Specifications | 1-2 1-3 1-4 | 6-3. | List of Manufacturers' Codes | 6-19 |
| 1-1. 1-2. 1-3. | Specifications | 1-2 1-3 1-4 1-4 | 6-3. | List of Manufacturers' Codes | 6-19 |
| 1-1. 1-2. 1-3. 1-4. | Specifications | 1-2 1-3 1-4 1-4 1-4 | 6-3. | List of Manufacturers' Codes | 6-19 . 7-1 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. | Specifications | 1-2 1-3 1-4 1-4 1-4 | 6-3. 7-1. | List of Manufacturers' Codes | 6-19 . 7-1 |
| 1-1. 1-2. 1-3. 1-4. 1-5. | Specifications | 1-2 1-3 1-4 1-4 1-4 1-5 | 6-3. 7-1. 8-1. | List of Manufacturers' Codes Manual Changes | 6-19 . 7-1 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. | Specifications | 1-2 1-3 1-4 1-4 1-4 1-5 | 6-3. 7-1. 8-1. 8-2. | List of Manufacturers' Codes Manual Changes | 6-19 . 7-1 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors | 1-2 1-3 1-4 1-4 1-4 1-5 | 6-3. 7-1. 8-1. 8-2. 8-3. | List of Manufacturers' Codes | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. | Specifications | 1-2 1-3 1-4 1-4 1-4 1-5 | 6-3. 7-1. 8-1. 8-2. 8-3. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes | 1-2 1-3 1-4 1-4 1-4 1-5 | 6-3. 7-1. 8-1. 8-2. 8-3. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in | 6-19 . 7-1 . 8-2 8-11 8-13 8-20 8-22 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction | 6-19 . 7-1 . 8-2 8-11 8-13 8-20 8-22 8-23 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. 3-2. 3-3. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands Text Mode Special Characters | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 3-1 3-4 3-6 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction Characteristics | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 . 8-22 . 8-23 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. 3-2. 3-3. 3-4. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands Text Mode Special Characters WX TTL Blank/Unblank Combinations | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 3-1 3-4 3-6 3-7 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction Characteristics Control Instruction, I1-5 Codes, and Dec | 6-19 . 7-1 . 8-2 8-11 8-13 8-20 8-22 8-23 8-24 oded |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. 3-2. 3-3. 3-4. 3-5. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands Text Mode Special Characters WX TTL Blank/Unblank Combinations TTL Blink Combinations for WX 8-15 | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 3-1 3-6 3-7 3-7 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction Characteristics Control Instruction, I1-5 Codes, and Dec Control Instruction Bus Signals | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 . 8-22 . 8-23 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. 3-2. 3-3. 3-4. 3-5. 3-6. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands Text Mode Special Characters WX TTL Blank/Unblank Combinations TTL Blink Combinations for WX 8-15 File Name Colors | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 3-1 3-6 3-7 3-7 3-8 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction Characteristics Control Instruction, I1-5 Codes, and Dec Control Instruction Bus Signals Data on DATA Lines During Control | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 . 8-22 . 8-23 . 8-24 . oded . 8-25 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. 3-2. 3-3. 3-4. 3-5. 3-6. 3-7. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands Text Mode Special Characters WX TTL Blank/Unblank Combinations TTL Blink Combinations for WX 8-15 File Name Colors Command Time Requirementss | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 3-1 3-4 3-6 3-7 3-8 3-8 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction Characteristics Control Instruction, I1-5 Codes, and Dec Control Instruction Bus Signals Data on DATA Lines During Control Instructions | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 . 8-22 . 8-23 . 8-24 . oded . 8-25 . 8-28 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. 3-2. 3-3. 3-4. 3-5. 3-6. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands Text Mode Special Characters WX TTL Blank/Unblank Combinations TTL Blink Combinations for WX 8-15 File Name Colors | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 3-1 3-6 3-7 3-7 3-8 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. 8-7. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction Characteristics Control Instruction, I1-5 Codes, and Dec Control Instruction Bus Signals Data on DATA Lines During Control Instructions Data on PARAMETER BIT 1-6 During States of the service of the servic | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 . 8-23 . 8-24 . 8-24 . 8-25 . 8-28 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. 3-2. 3-3. 3-4. 3-5. 3-6. 3-7. 3-8. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands Text Mode Special Characters WX TTL Blank/Unblank Combinations TTL Blink Combinations for WX 8-15 File Name Colors Command Time Requirementss Quick Reference to 1350A Commands | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 3-1 3-4 3-6 3-7 3-8 3-8 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. 8-7. 8-8. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction Characteristics Control Instruction, I1-5 Codes, and Dec Control Instruction Bus Signals Data on DATA Lines During Control Instructions Data on PARAMETER BIT 1-6 During Inand Y Data Byte Addresses | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 . 8-22 . 8-23 . 8-24 . 8-28 . 8-28 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. 3-2. 3-3. 3-4. 3-5. 3-6. 3-7. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands Text Mode Special Characters WX TTL Blank/Unblank Combinations TTL Blink Combinations for WX 8-15 File Name Colors Command Time Requirementss Quick Reference to 1350A Commands Reference Designators and | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 2-5 3-1 3-7 3-7 3-8 3-8 3-11 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. 8-7. 8-8. 8-9. 8-10. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction Characteristics Control Instruction, I1-5 Codes, and Dec Control Instruction Bus Signals Data on DATA Lines During Control Instructions Data on PARAMETER BIT 1-6 During Inand Y Data Byte Addresses Pointer Register Addresses | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 . 8-23 . 8-24 . 8-24 . 8-25 . 8-28 |
| 1-1. 1-2. 1-3. 1-4. 1-5. 1-6. 1-7. 2-1. 3-1. 3-2. 3-3. 3-4. 3-5. 3-6. 3-7. 3-8. | Specifications Supplemental Characteristics Recommended Test Equipment Model 1350A HP-IB Capabilities Command Time Requirements Auxiliary Connectors 1350A File Name, Code Output, and 1338A Colors HP-IB Address Codes Typical Drawing Times for Vectors and Characters 1350A GTML Commands Text Mode Special Characters WX TTL Blank/Unblank Combinations TTL Blink Combinations for WX 8-15 File Name Colors Command Time Requirementss Quick Reference to 1350A Commands | 1-2 1-3 1-4 1-4 1-5 1-5 2-5 3-1 3-4 3-6 3-7 3-8 3-8 3-11 | 6-3. 7-1. 8-1. 8-2. 8-3. 8-4. 8-5. 8-6. 8-7. 8-8. | List of Manufacturers' Codes Manual Changes Service Sheet Quick Reference ID1-ID2 Definitions A3 U7 ROM (1816-1120) Character Decoding Binary Color Code Z-axis Output Diagnostics Coordinate and Text Word Data in Memory Summary of Control Instruction Characteristics Control Instruction, I1-5 Codes, and Dec Control Instruction Bus Signals Data on DATA Lines During Control Instructions Data on PARAMETER BIT 1-6 During Inand Y Data Byte Addresses | 6-19 . 7-1 . 8-2 . 8-11 . 8-13 . 8-20 . 8-22 . 8-23 . 8-24 . 8-28 . 8-28 |

Model 1350A General Information

SECTION I

GENERAL INFORMATION

1-1. INTRODUCTION.

- 1-2. This Operating and Service Manual contains information required to install, operate, test, adjust, and service the HP Model 1350A Graphics Translator.
- 1-3. Listed on the title page of this manual is a Microfiche part number. This number can be used to order 4-by 6-inch microfilm transparencies of the manual. Each microfiche contains up to 96 photo-duplicates of the manual pages. The microfiche package also includes the latest MANUAL Changes supplement.

1-4. SPECIFICATIONS.

1-5. Instrument specifications are listed in table 1-1. These specifications are the performance standards or limits against which the instrument is tested. Table 1-2 lists supplemental characteristics. Supplemental characteristics are not specifications but are typical characteristics included as additional information for the user.

1-6. SAFETY CONSIDERATIONS.

WARNING

To prevent personal injury, observe all safety precautions and warnings stated on the instrument and in this manual.

1-7. This product is a Safety Class 1 instrument (provided with a protective earth terminal). Review the instrument and manual for safety markings and instructions before operation. Specific warnings, cautions, and instructions are placed wherever applicable throughout this manual. Refer to the Safety Summary in the front of this manual and to Sections II and III for further safety precautions. These precautions must be observed during all phases of operation, service, and repair of this instrument. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standard of design, manufacture, and intended use of this instrument. Hewlett-Packard assumes no liability for the customer's failure to comply with these requirements.

1-8. INSTRUMENTS COVERED BY MANUAL.

1-9. Attached to the instrument is a serial number tag. The serial number is in the form: 0000A00000. It is in two parts; the first four digits and the letter are the serial prefix, and the last five digits are the suffix. The prefix is

the same for all identical instruments. The suffix, however, is assigned sequentially and is different for each instrument. The contents of this manual apply to instruments with the serial number prefix(es) listed under SERIAL NUMBERS on the title page.

- 1-10. An instrument manufactured after the printing of this manual may have a serial number prefix that is not listed on the title page. This unlisted serial number prefix indicates that the instrument is different from those described in this manual. The manual for this newer instrument is accompanied by a Manual Changes supplement. This supplement contains "change information" that explains how to adapt the manual to the newer instrument.
- 1-11. In addition to change information, the supplement may contain information for correcting errors in the manual. To keep this manual as current and accurate as possible, Hewlett-Packard recommends that you periodically request the latest Manual Changes supplement. The supplement for this manual is identified with the manual print date and part number, both of which appear on the manual title page. Complimentary copies of the supplement are available from Hewlett-Packard.
- 1-12. For information concerning a serial number prefix that is not listed on the title page or in the Manual Changes supplement, contact your nearest Hewlett-Packard office.

1-13. DESCRIPTION.

- 1-14. The Hewlett-Packard Model 1350A converts digital information to X, Y, and Z analog signals for driving high-resolution, directed-beam, nonstorage CRT displays. The 1350A accepts digital data from the Hewlett-Packard Interface Bus (HP-IB; IEEE Std. 488-1978) or RS-232C interface bus (optional) and stores the information in a 2048-word random-access memory (RAM). RAM is continually accessed to generate vectors and characters that refresh one or more displays.
- 1-15. Each of the 2048 words in RAM can be either a vector end-point (X and Y coordinates) or an ASCII character. A character read-only memory (ROM) generates the vectors necessary for each ASCII character. Therefore each character uses only one word of RAM. Each X-Y coordinate pair uses one word of RAM.
- 1-16. The RAM can be divided into as many as 32 files. All vectors and characters in a file may then be manipulated as one unit via file management commands. Each

General Information Model 1350A

file can be individually rewritten, erased, blanked, or flashed on and off the display for highlighting information of special interest. Erasing a waveform that intersects other waveforms (vectors) will not leave blank spaces at intersections. File management allows graphs to be quickly updated and compared, mechanical drawings to be "built up" or "stripteased," or three-dimensional "rotating" drawings to be created, for just a few examples.

1-17. The 1350A is also capable of driving an HP Model 1338A Tri-color display so that information can be displayed in three colors. The colors provide enhanced differentiation of information. This is especially desirable in applications such as radar, where quick judgements must be made from several types of information.

1-18. If a hard-copy plot is desired, the program that drives the 1350A can be quickly translated in order to drive a plotter.

1-19. OPTIONS.

1-20. Standard options are modifications installed on HP instruments at the factory and are available on request. The following options are available for the 1350A.

OPTION 001: RS-232C interface with selectable baud rates, replaces HP-IB interface. A field-installable kit (HP Part No. 52102A) is available that allows a standard 1350A to be modified for Option 001 capability.

OPTION 908: rackmount flange assembly without front handles (see outline drawing in table 1-2). A field-installable kit (HP Part No. 5061-0074) is available.

OPTION 909: rackmount flange assembly with front handles. A field-installable kit (HP Part No. 5061-0075) is available.

1-21. ACCESSORIES SUPPLIED.

1-22. The following accessories are supplied with the 1350A:

One 2.3 m (7.5 ft) AC Power Cord, HP Part No. 8120-1521 (90 °C IEC to NEMA 5-151P, 3-conductor for use in Canada, Mexico, Japan, and U.S.).

One Operating and Programming Guide.

One 0.8 AT (slow-blow) fuse, HP Part No. 2110-0020 (for 220-240 Vac operation).

1-23. ACCESSORIES AVAILABLE.

1-24. The following items are available for use with the 1350A:

Model 10184A Soft Copy Graphics Library. Allows HP Model 9825A graphics programs to drive 1350A (for soft copy) and HP plotters (for hard copy). This allows the same 9825A instructions to produce either soft or hard copy without using programmer time for translations.

Model 52125A. A one meter cable with four color-coded wires. Simplifies 1350A connection to display(s).

1-25. RECOMMENDED TEST EQUIPMENT.

1-26. Equipment required to test and maintain the 1350A is listed in table 1-3. Other equipment may be substituted if it meets or exceeds the critical specifications listed in the table.

Table 1-1. Specifications

INPUT INTERFACE: HP-IB listener only that conforms to IEEE 488-1978.

- X and Y ANALOG OUTPUTS: +0.2 Vdc to +1.2 Vdc into 50 ohms. Positive up and to the right.
- **Z ANALOG OUTPUT:** 0 to 1 Vdc unblanked, -1 Vdc blanked, into 50 ohms.
- **REFRESH RATE:** dependent on total length of vectors displayed. Contact your HP Field Engineer for exact refresh rate for a given application.

ADDRESSABLE RESOLUTION: 1022 x 1023 points.

MEMORY

2048 vectors or characters.

- 32 Addressable Files: files can be erased or blanked. Files may be of any length, the total of which does not exceed memory size.
- **Addressable Write Pointer:** allows new data to be written from that address forward.

CHARACTER GENERATOR

- 8 x 12 Resolution stroke characters. Modified full ASCII set (compatible with HP 9825A keyboard). Character strokes are stored in plug-in ROMs.
- 4 Programmable Sizes: 1X, 2X, 4X, 8X. 80 characters per line and 51 lines (not to exceed memory size) at 1X character size.
- 2 Programmable Orientations: 0° and 90° CCW.

AUXILIARY CONNECTOR: rear panel, allows 1350A to output color information to an HP 1338A Tricolor Display.

INPUT CONNECTOR: rear panel, conforms to IEEE 488-1978.

OUTPUT CONNECTORS: three rear panel BNCs for X,Y, and Z axes with shields grounded. Four rear panel BNC auxiliary outputs for TTL blanking of displays (high = blank).

FRONT PANEL

Indicator Lights: power interrupt, listen data, listen program, power on.

On/Off Switch

OPERATING ENVIRONMENT

Temperature: (operating) 0° C to $+55^{\circ}$ C ($+32^{\circ}$ F to $+130^{\circ}$ F); (non-operating) -40° C to $+70^{\circ}$ C (-40° F to $+158^{\circ}$ F).

Humidity: to 95% relative humidity at +40°C(+104°F). Aititude: (operating) to 4600 m (15 000ft); (non-operating) to 7600 m (25 000 ft).


Shock: 30 g level with 11 ms duration and 1/2 sine wave shape.

Vibration: vibrated in three planes for 15 min. each with 0.25 mm (0.010 in.) excursion, 10 to 55 Hz.

POWER: selectable 100, 120, 220, or 240 Vac, +5%, -10%, 48 Hz to 440 Hz, max power 100 VA (approx 80 W). Average power dissipation at 60 Hz and 120 V without any options is approx 74 W.

SIZE: see outline drawing.

WEIGHT: net, 4.5 kg (10 lb); shipping, 11.8 kg (26 lb).



Model 1350A General Information

Table 1-3. Recommended Test Equipment

| Instrument | Critical Specifications | Recommended Model | Use* |
|---------------------------------|--|---|-------|
| Digital Voltmeter | + or - 100 Vdc range, 0.3% accuracy | HP 3476A | A,T |
| Dual Channel Oscilloscope | 50 MHz BW min | HP 1740A | Т |
| X-Y Display | Directed-beam, 2MHz X,Y BW min; <25 ns Z rise time; full-scale deflection 1 V. | HP 1311A | P,A,T |
| HP-IB controller | IEEE 488-1978 Controller Capability (C1) | HP 9825A Opt.002 (23K byte R/W memory). Equipped with: 98034A HP-IB interface; 98210A String- Adv. Program ROM; 98213A Gen. I/O- Extended I/O ROM | P,A,T |
| Current Tracer | | HP 547 A | Т |

P=Performance Test; A=Adjustment; T=Troubleshooting

HP-IB INTERFACE CAPABILITY. 1-27.

1-28. The interface capability of the 1350A (see table 1-4) is defined in accordance with IEEE Standard 488-1978, "Standard Digital Interface for Programmable Instrumentation."

Table 1-4. Model 1350A HP-IB Capabilities

| Code | Interface Function |
|------------|---|
| SH0 | No Source Handshake Acceptor Handshake |
| T0 1.2 | No Talker Basic Listener |
| SR0 | No Service Request No Remote/Local |
| RL0 PP0 | No Parallel Poll |
| DC0 DT0 | No Device Clear No Device Trigger |
| C0 E1 | No controller Open-collector Bus Drivers |

HP-IB RESPONSE TIMES. 1-29.

1-30. The 1350A receives each byte from HP-IB within approximately 1 microsecond. Certain commands cause

the 1350A to generate internal delays that must be satisfied before the next byte can be received correctly. These commands and their approximate time requirements are listed in table 1-5.

Table 1-5. Command Time Requirements

| Command | Time | | | | | | |
|--|------------------------------|--|--|--|--|--|--|
| EM (see Section III) | Twice the 1350A refresh time | | | | | | |
| EN EX | " | | | | | | |
| BM | ,, | | | | | | |
| UM | 22 | | | | | | |
| FF | " | | | | | | |
| EF | ,, | | | | | | |
| BF | " | | | | | | |
| UF | ,, | | | | | | |
| (Note: If EM is done first, then the time for each of the others goes to approximately 6.67 ms.) | | | | | | | |
| ";" following PA 3 microseconds TX characters 3 microseconds/charact | | | | | | | |

Model 1350A General Information

Table 1-6. Auxiliary Connector

| | Γ | |
|------------|-------------|---------------------------------------|
| Pin No. | Signal | Function |
| NO. | Signal | runction |
| 1-3 | none | No connection. |
| 4 | TTL1 | Same as DISPLAY 1 TTL blanking |
| * | 1111 | connector. |
| 5 | TTL2 | Same as DISPLAY 2 TTL blanking |
| " | 1112 | connector. |
| 6 | Remote | Places auxiliary device under re- |
| " | Remote | mote (1350A) control when low. Also |
| i | | |
| | | holds off operation of pins 9 and 13 |
| 7 | 01 | during power on reset. |
| 7 | C1 C2 | Color code LSB. |
| 8 | · · · · | Color code MSB. |
| 9 | Color Valid | Positive edge clock signals data on |
| | | C1 and C2 is valid. Occurs approx- |
| | | imately 250 ns after code is placed |
| 1 | | on C1 and C2. |
| 10 | Vector Busy | Low while 1350A is drawing a vec- |
| | | tor to prevent a color change. |
| 11 | +5 V | Output through a 10 ohm resistor. |
| 12 | +5 V | Output through a 10k ohm resistor. |
| 13 | Color Busy | · · · · · · · · · · · · · · · · · · · |
| } | | vents 1350A from outputting vec- |
| | | tors. |
| 14-16 | | Ground. |
| 17 | TTL3 | Same as DISPLAY 3 TTL blanking |
| | | connector. |
| 18 | TTL4 | Same as DISPLAY 4 TTL blanking |
| | | connector. |
| 19-25 | GND | Ground. |
| | | |

1-31. AUXILIARY CONNECTOR.

1-32. The rear-panel AUXILIARY connector allows the 1350A to output color information (select colors for data) when used with an HP 1338A Tri-color display. The interface signals from and to this connector are all TTL levels. Table 1-6 lists AUXILIARY connector pins, signals, and functions.

1-33. The "TRI-COLOR" paragraphs in Section III describe 1350A operation for color graphics. Table 1-7 lists 1350A color code outputs and their corresponding 1338A colors.

Table 1-7. 1350A File Name, Code Output, and 1338A Colors

| File Name | C2 (MSB) pin 8 | C1 (LSB) pin 7 | 1338A Color |
|-----------|-------------------|-------------------|-------------|
| 0-15 | high | high | Green |
| 16-31 | high | low | Yellow |
| 32-47 | low | high | Red |
| 48-63 | low | low | Yellow |

1-34. HP 9825A MEMORY CONSIDERATIONS.

1-35. The 9825A Opt.002 has approximately 23K bytes of read/write memory available. This capacity can be increased to approximately 31K bytes by ordering Opt.003. The String-Adv. Programming and Extended I/O ROMs must be deleted. General I/O ROM must be included. For further information, contact your nearest Hewlett-Packard office.

SECTION II

INSTALLATION

2-1. INTRODUCTION.

2-2. This section provides installation instructions for the Model 1350A Graphics Translator. This section also includes information about initial inspection and damage claims, preparation for use, and storage and shipment.

2-3. INITIAL INSPECTION.

2-4. Inspect the shipping container for damage. If the shipping container or cushioning material is damaged, it should be kept until the contents of the shipment have been checked for completeness and the instrument has been checked mechanically and electrically. The contents of the shipment should be as listed in the "Accessories Supplied" paragraph in Section I. Procedures for checking electrical performance are given in Section IV. If the contents are incomplete, if there is mechanical damage or defect, or if the instrument does not pass the Performance Tests, notify the nearest Hewlett-Packard Sales/Service office. If the shipping container is damaged, or the cushioning material shows signs of stress. notify the carrier as well as the Hewlett-Packard office. Keep the shipping material for carrier's inspection. The Hewlett-Packard office will arrange for repair or replacement at HP Option without waiting for claim settlement.

2-5. PREPARATION FOR USE.

WARNING

Read the Safety Summary in the front of this manual and the "Safety Considerations" paragraph in Section I before installing or operating this instrument.

2-6. POWER REQUIREMENTS.

2-7. The 1350A requires a power source of 100, 120, 220, or 240 Vac +5%, -10%, single phase, 48 Hz to 440 Hz that can deliver approximately 100 VA (maximum). Average power dissipation at 60 Hz and 120 Vac without any options is approximately 74 W.

2-8. AC LINE VOLTAGE SELECTION.

CAUTION

Instrument damage may result if both line voltage selection switches are not set for the proper input voltage.

- 2-9. The instrument is normally set at the factory for 120 Vac operation. To operate the instrument from any other power source, proceed as follows:
 - a. Disconnect power cord from 1350A.
- b. Using a blade-type screwdriver, position rearpanel LINE VOLTAGE SELECT switches for desired ac input. (Figure 2-1 shows switches set for 120 Vac operation.)
- c. For 220 Vac or 240 Vac operation, replace rearpanel fuse (F1) with the 0.8 AT (slow blow) fuse, HP Part No. 2110-0020, supplied with the instrument.
 - d. Reconnect power cord.




Figure 2-1. Line Voltage Selection Switches

Installation Model 1350A




Figure 2-2. Power Cables Available

2-10. AC POWER CABLE.

2-11. This instrument is equipped with a three-wire power cable. When connected to an appropriate ac power receptacle this cable grounds the instrument cabinet. The type of power cable plug shipped with each instrument depends on the country of destination. Figure 2-2 shows the part numbers (and associated option numbers) for the power cables and plug configurations available.

2-12. OPERATING ENVIRONMENT.

- **2-13. TEMPERATURE.** The instrument may be operated in temperatures from 0°C to +55°C (+32°F to +130°F).
- 2-14. HUMIDITY. The instrument may be operated in environments with humidity up to 95%. However, the instrument should also be protected from temperature extremes which cause condensation within the instrument.
- 2-15. ALTITUDE. The instrument may be operated at altitudes up to 4600 m (15 000 ft).

2-16. STORAGE AND SHIPMENT. 2-17. ENVIRONMENT.

2-18. The instrument may be stored or shipped in environments within the following limits:

Temperature: -40°C to +70°C (-40°F to +158°F) Humidity: Up to 95% Altitude: Up to 7600 m (26 000 ft)

The instrument should also be protected from temperature extremes which cause condensation within the instrument.

2-19. PACKAGING.


- 2-20. Original Packaging. Containers and materials identical to those used in factory packaging are available through Hewlett-Packard offices. If the instrument is being returned to Hewlett-Packard for servicing, attach a tag indicating the type of service required, return address, model number, and full serial number. Also mark the container FRAGILE to ensure careful handling. In any correspondence, refer to the instrument by model number and full serial number.
- 2-21. Other Packaging. The following general instructions should be used for re-packing with commercially available materials:
- a. Wrap instrument in heavy paper or plastic. (If shipping to Hewlett-Packard office or service center, attach tag indicating type of service required, return address, model number, and full serial number.)
- b. Use strong shipping container. A double-wall carton made of 350-pound test material is adequate.
- c. Use a layer of shock-absorbing material 70 to 100 mm (3-to 4-inch) thick around all sides of the instrument to provide firm cushioning and prevent movement inside container. Protect control panel with cardboard.
 - d. Seal shipping container securely.
- e. Mark shipping container FRAGILE to ensure careful handling.
- f. In any correspondence, refer to instrument by model number and full serial number.

Model 1350 A Installation

2-22. HP-IB SYSTEM INTERFACE CONNECTIONS.

2-23. The 1350A is connected to the HP-IB by connecting an HP-IB interface cable to the 1350A rear-panel HP-IB

connector (figure 2-3). As many as 14 instruments can be connected to the same interface bus. The maximum cable length that can be used must not exceed: (a) two meters (6.5 ft) times the number of instruments connected to the bus; or (b) 20 meters, whichever is less.



Mating Cables: HP 10631A, 0.9 meters (3 ft.); HP 10631B, 1.8 meters (6 ft.); HP 10631C, 3.7 meters (12 ft.).

| Bus Mnemonics: | 5 . 7 |
|----------------|---------------------|
| DI01-DI08 | Data Input/Output |
| EOI | End or Identify |
| DAV | Data Valid |
| DAV | Not Ready for Data |
| NRFD | Data Not Assented |
| NDAC | . Data Not Accepted |
| IFC | Interface Clear |
| SPO | Service Request |
| ATN | Attention |
| REN | Remote Enable |
| REN | |

Figure 2-3. Hewlett-Packard Interface Bus Connector

Installation Model 1350A

2-24. HP-IB ADDRESS SELECTION.

2-25. The listen address for the 1350A is selected by Address Switch A3S1 located on Input/Output Assembly A3. The five switches labeled 1 thru 5 are used to select the unique listen address for the 1350A. The 1350A may be left at its factory setting (10010 = 18 in base 10), or it may be set to any alternate setting available. Refer to figure 2-4 and table 2-1 for address codes and their corresponding switch settings. Switch section "1" (nearest rear panel) is the least significant bit (LSB).

2-26. Make sure to remove power cord from 1350A before changing address switch.

NOTE

The 5-bit decimal code, consisting of bits A1 thru A5, is used by contollers (which use this code convention) as a system device number for addressing instruments.

2-27. DISPLAY CONNECTIONS.

2-28. The 1350A can drive several displays in a parallel configuration. If different information is to be presented on each display, the 1350A TTL outputs must be connected to TTL inputs (positive blanking) on the displays. Figure 2-5 shows connections in a single display application. Figure 2-6 shows connections when four displays are used.

2-29. The number of displays that can be driven without degradation of the display image is dependent on the type and length of the interconnecting cables. In multiple display applications the display farthest from the 1350A (cable length) must be in 50 ohm input configuration, and all others must be in high impedance input configuration. In single display applications the display must be in 50 ohm input configuration. For further information regarding multiple display applications, contact your nearest Hewlett-Packard Sales/Service office.




Figure 2-4. Address Switch A3S1




Figure 2-5. 1350A Connected to a Single Display

Model 1350A Installation

Table 2-1. HP-IB Address Codes

| ASCII CH | | BINAF | RY CO | OCTAL CODE | | 5 BIT DECIMAL | | | | | |
|-------------------|---------------------|-------------------------|-----------------------|--------------------------|----------------------|--------------------------|----------------------|--------------------------|--------|------|----------|
| Listen Address | Talk Address | * b ₇ | b ₆ | A5 b ₅ | A4 b ₄ | A3 b ₃ | A2 b ₂ | A1 b ₁ | Listen | Talk | Value** |
| SP | @ | | | 0 | 0 | 0 | 0 | 0 | 040 | 100 | 0 |
|) ! | Ā | | | 0 | 0 | Ö | Ö | 1 | 041 | 101 | 1 |
| ,, | B | | | 0 | 0 | 0 | 1 | Ō | 042 | 102 | 2 |
| # | C |] | | 0 | 0 | 0 | 1 | 1 | 043 | 103 | 3 |
| \$ | D | | | 0 | 0 | 1 | Ô | 0 | 044 | 104 | 4 |
| Ф % | E | | | 0 | 0 | 1 | 0 | 1 | 045 | 105 | 5 |
| & & | F | | | 0 | 0 | 1 | 1 | 0 | 046 | 106 | 6 |
| , | G | | | 0 | 0 | 1 | 1 | 1 | 047 | 107 | 7 |
| (| H | | | 0 | 1 | Õ | Õ | 0 | 050 | 110 | 8 |
|) | Ī | | | 0 | 1 | Ō | Ō | 1 | 051 | 111 | 9 |
| * | Ĵ | | | 0 | 1 | 0 | 1 | 0 | 052 | 112 | 10 |
| + | ĸ | | | 0 | 1 | Õ | 1 | 1 | 053 | 113 | 11 |
| • | L | | | 0 | 1 | 1 | 0 | 0 | 054 | 114 | 12 |
| , | M | | | Õ | 1 | 1 | Ō | 1 | 055 | 115 | 13 |
| _ | N | | | Õ | 1 | 1 | 1 | 0 | 056 | 116 | 14 |
| , | Ö | | | Ō | 1 | 1 | 1 | 1 | 057 | 117 | 15 |
| 0 | \check{P} | | | 1 | ō | 0 | 0 | 0 | 060 | 120 | 16 |
| 1 | Q | | | 1 | 0 | 0 | 0 | 1 | 061 | 121 | 17 |
| 2 *** | Ř*** | | | 1 | 0 | 0 | 1 | 0 *** | 062 | 122 | 18 *** |
| 3 | S | | | 1 | 0 | 0 | 1 | 1 | 063 | 123 | 19 |
| 4 | T | | | 1 | 0 | 1 | 0 | 0 | 064 | 124 | 20 |
| 5 | Ū | | | 1 | 0 | 1 | 0 | 1 | 065 | 125 | 21 |
| 6 | v | | | 1 | 0 | 1 | 1 | 0 | 066 | 126 | 22 |
| 7 | w | | | 1 | 0 | 1 | 1 | 1 | 067 | 127 | 23 |
| 8 | X X | | | 1 | 1 | 0 | 0 | 0 | 070 | 130 | 24 |
| 9 | Y | | | 1 | 1 | 0 | 0 | 1 | 071 | 131 | 25 |
| : | $\ddot{\mathbf{z}}$ | | | 1 | 1 | 0 | 1 | 0 | 072 | 132 | 26 |
| : | Ī | 1 | | 1 | 1 | 0 | 1 | 1 | 073 | 133 | 27 |
| , | | | | 1 | 1 | 1 | 0 | 0 | 074 | 134 | 28 |
| = | l | | | 1 | 1 | 1 | 0 | 1 | 075 | 135 | 29 |
| | , | | | 1 | 1 | 1 | 1 | 0 | 076 | 136 | 30 |

^{*} Only the first five bits of the binary code are listed. These bits (set by A3S1) are the same for both the TALK and LISTEN address. The sixth and seventh bits (b_6 and b_7 become bus DIO6 and DIO7 lines from controller) determine whether the instrument is being addressed to TALK or LISTEN.

| | B | it |
|----------|---|----|
| Function | 7 | 6 |
| Talk | 1 | 0 |
| Listen | 0 | 1 |

^{**} Derived from the binary value of the first five address bits.

^{*** 1350}A factory set address.

Installation Model 1350A




Figure 2-6. 1350A Connected to Four Displays (Using TTL Blanking)

Model 1350A Operation

SECTION III

OPERATION

3-1. INTRODUCTION.

3-2. This section provides basic programming information and explains 1350A controls, connectors, and indicators.

3-3. For detailed operating information when the 1350A is used with an HP Model 9825A Controlling Calculator, see 1350A Operating and Programming manual.

3-4. PANEL FEATURES.

3-5. The 1350A front and rear panels are shown and described in figure 3-1.

3-6. OPERATING CHARACTERISTICS.

3-7. The 1350A translates digital information to analog signals. The digital information is received from HP-IB (or RS-232C). The analog signals "draw" vectors (and characters) on the CRT(s) of directed-beam X-Y display(s).

NOTE

In single display applications, the X-Y display must be in 50 ohm input configuration. If not, the CRT will have compressed video on the right-hand side. In multiple display applications, the display that is physically farthest from the 1350A must be in 50 ohm configuration. All other displays must be in high impedance input configuration.

3-8. 1350A REFRESH RATE.

- 3-9. The time required for the 1350A to completely cycle through its memory determines how often the 1350A will refresh the CRT.
- 3-10. This memory cycle time is called 1350A refresh time. The recriprocal of refresh time is the 1350A refresh rate. 1350A refresh time is the total drawing time of all vectors and characters to be presented on a CRT.
- 3-11. Maximum 1350A refresh rate is 300 Hz. Therefore, minimum 1350A refresh time is 3.33 ms (1/300 Hz). Refresh time becomes important when calculating the time required for the 1350A to process certain commands (so that the next command can be properly received). See table 3-7 for refresh-delayed commands.
- 3-12. Typical drawing times for characters and vectors are listed in table 3-1. To determine 1350A refresh time,

total the drawing times for all characters and vectors to be presented. If the total is less than 3.33 ms, then use 3.33 ms for refresh time and 300 Hz for refresh rate.

Table 3-1. Typical Drawing Times for Vectors and Characters

| Average character | 15 μs |
|--------------------------------|----------------|
| Vectors: | (microseconds) |
| 1/2 or greater screen diameter | 48 με |
| 1/4 to $1/2$ screen diameter | 24 με |
| 1/8 to 1/4 screen diameter | 12 με |
| 1/16 to 1/8 screen diameter | 6 με |
| 1/32 to 1/16 screen diameter | 3 μι |
| 1/64 to 1/32 screen diameter | 1.5 μ |

Example:

A CRT presentation contains: 50 characters, a graticule of 20 vertical and 20 horizontal lines; 30 tick marks on graticule lines; and 200 data points joined by short vectors.

Refresh time calculation:

50 characters x 15 μ s (microseconds) = 750 μ s 40 graticlue vectors x 48 μ s = 1,920 μ s (30 + 200) short vectors x 1.5 μ s = 345 μ s

Total = $3,015 \mu s$

 $3,015 \ \mu s = 3.015 \ ms$


Since 3.015 ms is less than minimum 1350A refresh time of 3.33 ms, use 3.33 ms for refresh time and 300 Hz for refresh rate.

3-13. If the 1350A is in LINE SYNC, first calculate refresh time as shown above. Then use the next larger value of the recriprocal of two times the line frequency. For example, if refresh time is calculated as 7.37 ms and line frequency is 60 Hz, then use 1/120 = 8.33 ms for refresh time. The general formula is n*(1/2t) where n is the appropriate integer and t is the line frequency.


3-14. 1350A MEMORY MANAGEMENT.

3-15. The 1350A memory management scheme uses Files for selective displaying and updating of information. For example, the axes and labeling on a graph may be placed in one file. Each line on the graph may then be placed in its own file (up to 32 files possible). This allows

Operation Model 1350A



- **1) POWER INTERRUPT.** Indicates voltage changes in A.C. line power that could cause HP-IB information or information stored in 1350A memory to be altered.
- 2 LISTEN DATA. Indicates that the 1350A has been addressed to listen and is receiving parameter (or text) bytes following a two-letter "PROGRAM" command.
- 3 LISTEN PROGRAM. Indicates that the 1350A has been addressed to listen and is receiving a two-letter "PROGRAM" command.
- 4 TALK. Indicates that the 1350A has received and responded to its talk address. This state should never occur, as the 1350A is not configured to transmit data on HP-IB.
- **5** LINE. Indicates if A.C. line power is on or off.
- 6 ON/OFF. Turns A.C. line power on or off.



- 7 & 8 LINE VOLTAGE SELECT. Selects desired AC line voltage.
 - 9 LINE SYNC. Synchronizes 1350A to A.C. power line
 - **1D** Z GAIN. Adjusts output amplitude of Z axis signal.
- 11 12 DISPLAY. Provides TTL blanking to four sepa-
- 13 14 rate displays.
 - **15** X OUTPUT. X axis analog output signal for display input.

- **16** Y OUTPUT. Y axis analog output signal for display input.
- **17** Z OUTPUT. Z axis analog output signal for display input.
- 1 A.C. INPUT POWER.
- 19 FUSE. A.C. line protection.
- 20 HP-IB. Connector for Hewlett-Packard Interface Bus Cable (from controller).
- **AUXILIARY.** Connector that has TTL blanking outputs (same as 11-14) as well as information to control the Hewlett-Packard 1338A Tri-Color Display.

Figure 3-1. 1350A Controls, Connectors, and Indicators

Model 1350A Operation

rapid updating in order to show new results, or selective blanking and unblanking of the files for comparison.

3-16. The 1350A memory also allows information to be displayed selectively on up to four X-Y displays. Sixteen possible combinations allow different displays to be either blanked or unblanked as desired.

NOTE

The 1350A is capable of drawing 2048 vectors (or 2048 characters, or a total of 2048 vectors and characters). Only vector ("PA") and text ("TX") commands will cause these 2048 locations in 1350A memory to be occupied. Each vector (or character) occupies one location.

3-17. PROGRAMMING.

- 3-18. Device-dependent commands (ASCII characters) for the 1350A are listed in table 3-2. These commands provide vector, character, file management, memory control, multiple display management, and color control information to the 1350A.
- 3-19. The 1350A can respond to its device-dependent commands only when addressed to listen.
- 3-20. The 1350A device-dependent command set is called Graphics Translator Machine Language (GTML).

3-21. FORMATTING RULES.

3-22. All commands are two letters (ASCII). They may be either upper or lower case.

NOTE

ASCII characters are shown within quote marks (") except for Carriage Return (CR), Line Feed (LF), End of Text (ETX), and DC4.

- 3-23. All commands must be terminated (delimited) by a colon (":"), or a Carriage Return (CR), or a Line Feed (LF) character.
- 3-24. Following a Text ("TX") command, the 1350A must receive an ASCII ETX (3 in base 10 = End of Text) character in order to exit text mode. A ":" (or CR or LF) is then required to terminate the "TX" command. Special text characters are listed in table 3-3.
- 3-25. If numeric parameters follow a command:
- a. The first value (from one to four digits long) must be followed by a comma (",").
- b. In the case of a Plot Absolute ("PA") command, the X value (one to four digits) must be followed by a comma (",") and the Y value (one to four digits) must be followed by a semicolon (";").
- c. Several vectors may be drawn by one PA command before termination by a ":" (or CR or LF).

Example:

"pa500,800;200,300;1000,1023;:"

d. Following the two-letter command, a data field exists until delimited by a comma (","). The data field is of variable length. In this field, only the last four characters will be latched into the 1350A. If less than four characters are placed in the data field, the 1350A automatically inserts leading zeroes internally. If more than four characters are placed in the data field (leading spaces for example), the 1350A will ignore all except the last four characters. Any characters in these last four positions (preceeding the comma) will be treated as digits by the 1350A.

Example:

"nfXXXXXXXXXXX...XXXXDDDD,:"
Where X= don't care; D = ASCII digit.

NOTE

Data fields (parameters following a two letter command) must contain integer values only in the last four positions preceding the comma. If computed values (for example SIN X) are liable to produce noninteger results, then format statements should be used to truncate the decimal point and all values to the right of the decimal point.

- 3-26. A Character Size ("CS") command should precede a "TX" command. This preconditions the size and rotation of text. The 1350A follows the last Character Size command received when in text mode.
- 3-27. The 1350A follows the last Pen Enable ("PE") command received (CRT beam on or off). "PE" can be overridden by Blank Memory ("BM") or Blank File ("BF") commands.

3-28. FILES.

- 3-29. Data (vectors and/or characters) may be assigned to a file. 1350 A memory may be sectioned into as many as 32 files (0-31). Each file can contain from one to 2048 vectors (or characters, or a combination of both). Total contents of all files must not exceed 1350 A memory size of 2048 words (vectors + characters).
- 3-30. Each file may be blanked, unblanked, erased, or written over with new data.
- 3-31. A file, even though named, does not exist until something has been placed in it.
- 3-32. A Stop Name (SN) command should follow the last entry into a file.
- 3-33. A file cannot be addressed via Find File (FF), Erase File (EF), Blank File (BF), or Unblank File (BF) commands until it has been named and has contents.

Table 3-2. $1350A\ GTML\ Commands$

| Two letter mnemonic | Parameter | Description |
|------------------------|--|--|
| | | VECTOR GROUP |
| peD, | D = 0 pen up (beam off) D = 1 pen down (beam on) | Pen Enable. Defines CRT blank/unblank. |
| paX,Y; | X = 0 to 1022 Y = 0 to 1023 | Plot Absolute (X,Y) |
| csD, | D = 0 X1 0° D = 1 X2 0° D = 2 X4 0° D = 3 X8 0° D = 4 X1 90° CCW | Character Size. Defines size and rotation for text. |
| | D = 5 X2 90° CCW D = 6 X4 90° CCW D = 7 X8 90° CCW | |
| tx | desired text (See table 3-3.) | Text. ETX required to exit (ETX=3 base 10). |
| | | MEMORY GROUP |
| em | none | Erase Memory. Erases vector and pen values. Moves write pointer to address 0. |
| bm | none | Blank Memory. Blanks entire 1350A memory. Prevents any output of information. |
| um | none | Unblank Memory. Allows information to be displayed in accordance with other commands. |
| flD, | D = 0 to 2047 | Find Location. Moves the write pointer so that the next word is written into the location specified by FL parameter. |
| | | FILE GROUP |
| nfD, | D = 0 to 31 (non-color operation) | Name File. Name following data as file number D. |
| sn | none | Stop Naming. Ends data entry into file. |

Table 3-2. 1350A GTML Commands (Cont'd)

| Two letter mnemonic | Parameter | Description |
|---------------------|---------------|---|
| bfD, | D = 0 to 31 | Blank File. Blanks all data in file D. |
| ufD, | D = 0 to 31 | Unblank File. Unblanks data in file D in accordance with PE commands. |
| ffD, | D = 0 to 31 | Find File. Moves write pointer to first memory location in file D. |
| efD, | D = 0 to 31 | Erase File. Erases all data in file D. |
| en | none | Erase Names. Erases all file names. All data in memory is assigned to file 0. Data in memory is not changed. MULTIPLE DISPLAY GROUP |
| wxD, | D = 0 to 15 | Write Auxiliary. Parameter blanks/unblanks up to four displays in 16 possible combinations. All data entered after WX will be displayed according to WX parameter until a SX. |
| sx | none | Stop Auxiliary. Stops assigning data to a WX TTL output combination. |
| ex | none | Erase Auxiliary. Sets all WX parameters to 0. All TTL outputs are unblanked. |

Operation Model 1350A

3-34. REQUIRED INITIALIZATION SEQUENCE.

3-35. Whenever the 1350A is powered on, or whenever a new program is to be sent to the 1350A, an initialization sequence is required. This sequence provides the proper starting point by "clearing out" the 1350A.

3-36. The initialization sequence is: (1) IFC; (2) ETX; (3) DC4; (4) CR; (5) LF; (6) "EM::"; (7) "EN::"; (8) "EX::"; (9) "SN::"; (10) "SX::"; (11) "UM::".

3-37. The initialization sequence is shown below using an HP Model 9825A controller as an example.
0: cli 7

1: wtb 718,3,20,13,10,"EM::EN::EX::SN::SX::UM::"

The cli 7 command pulls HP-IB IFC (Interface Clear) line low momentarily. The 1350A requires this in order to insure that it will handshake properly on HP-IB.

The wtb 718 addresses 9825A to talk and 1350A to listen; it then sends the following information to the 1350A:

- 3 = EXT (End of Text). This insures that 1350A is not in text mode.
- 20 = ASCII DC4 character to turn off POWER IN-TERRUPT LED.
- 13 = Carriage Return.
- 10 = Line Feed.
- EM Erases vector and pen enable data following random power up of memory cells.
- : Terminates command.
- EN Erases all file names following random power up of memory cells.
- EX Erases all TTL blanking information.
- SN Insures that no files are named until desired.
- SX Insures that no TTL blanking is done until desired.
- UM Insures that 1350A memory is unblanked.

Table 3-3. Text Mode Special Characters


| Decimal Value | Definition |
|---------------|--|
| 3 | ETX (End of Text). Used to exit text mode. |
| 8 | Backspace. Depends on character size. |
| 9 | Inverse Line Feed. Depends on character size. |
| 10 | Line Feed. Depends on character size. |
| 11 | Vertical Tick Mark. (') |
| 12 | Horizontal Tick Mark. (-) |
| 13 | Carriage Return. Moves beam to left edge of display. |
| 14 | X Marker Symbol. |
| 15 | Rectangle Symbol. |
| 19 | Pointer Symbol. (<) |
| 30 | Diamond Symbol. |

Note: For a complete list of the 1350A modified ASCII character set, see 1350A Operating and Programming manual.

Model 1350 A Operation

3-38. EXAMPLE COMMAND STRINGS.

The following command string will cause the 1350A to draw a vector from the lower left corner of the CRT to approximately 1/8 screen diameter in a diagonal direction.



The following command string places the vectors for a triangle in file 16.

The following command string causes a diagonal vector to be displayed on displays 1 and 2. Displays 3 and 4 are blanked.

The following command string: (a) blanks CRT; (b) positions beam; (c) unblanks CRT; (d) preconditions text size and rotation. Text message (Hello!) is displayed going up the CRT. The 3 is ETX; 13 is Carriage Return; 10 is Line Feed.

"PE0,:PA500,500;:PE1,:CS5,:txHello!",3,13,10

3-39. TTL BLANKING.

3-40. All vectors and characters (data) entered between a WX and an SX will be displayed on multiple displays according to the WX parameter. Table 3-4 lists the blank/unblank combinations for all WX parameters.

3-41. A Stop Auxiliary ("SX") command should follow the last entry placed under a Write Auxiliary ('WX') command.

Table 3-4. WX TTL Blank/Unblank Combinations

| wx | | | play | | |
|-----------------------|-----|--------------|------|---|---|
| Parameter | 4 | 3 | 2 | 1 | |
| 0 | U | U | U | U | |
| 1 | U | U | U | В | |
| 2 | U | U | В | U | |
| 3 | U | U | В | В | |
| 4 | U | В | U | U | |
| 5 | U | В | U | В | |
| 6 | U | В | В | U | |
| 7 | U | В | В | В | |
| 8 | В | U | U | U | |
| 9 | В | U | U | В | |
| 10 | В | U | В | U | |
| 11 | В | U | В | В | |
| 12 | В | В | U | U | |
| 13 | В | В | U | В | |
| 14 | В | \mathbf{B} | В | U | |
| 15 | В | В | В | В | |
| U = Unblank. B = Blan | ık. | | | | _ |

3-42. HARDWARE BLINKING.

3-43. TTL Outputs 1, 2, and 3 can each be set to blink at a 4 Hz rate when unblanked by WX parameters 8 thru 15. Figure 3-2 shows the location of the Blinking Switch on the Input/Output Board. Table 3-5 lists possible blinking combinations for displays that are unblanked by WX 8-15. Blinking is not possible with WX 0-7.




Figure 3-2. Blinking Switch S2 Location on Input/Ouput Board

Table 3.5. TTL Blink Combinations for WX 8-15

| | Dis | play | |
|---|----------------------------|------------------------------------|--|
| 4 | 3 | 2 | 1 |
| В | U* | U* | U* |
| В | U* | U* | В |
| В | U* | В | U* |
| В | U* | В | В |
| В | В | U* | U* |
| В | В | U* | В |
| В | В | В | U* |
| В | В | В | В |
| | B B B B B B | B U* B U* B U* B U* B U* B B B B B | B U* U* B U* U* B U* B B U* B B U* B B B U* B B B U* B B B B |

[&]quot;nf16,:pe1,:pa1000,1000;1000,0;0,0;:sn:"

[&]quot;wx12.:pe1,:pa0,0;1000,1000;:sx:"

Operation Model 1350A

3-44. POINT BLANKING.

3-45. The Point Blanking switch (figure 3-3) allows the X-Y display to be blanked during the time interval between vectors. This is useful when a slow X-Y display is used.

3-46. The switch is set to unblank position at the factory. When an HP Model 1338A Tri-color display is used the switch should be set to blank (rear) position.




Figure 3-3. Point Blanking Switch Location on Control Board

3-47. LINE SYNC.

3-48. For systems having severe ground loop problems (or environments with strong magnetic fields) the 1350A may be synchronized to the ac line frequency. This is done with rear-panel LINE SYNC switch. Switch position nearest fan is OFF.

3-49. Line sync should be used only when absolutely necessary. When line sync is used the display refresh rate may be reduced to the point where flicker becomes objectionable.

3-50. TRI-COLOR.

3-51. 1350A file name determines the color of data displayed by a 1338A Tri-color Display. Table 3-6 lists the colors of data placed in 1350A files.

3-52. Only 32 files (0 thru 31) are used in the 1350A. However, file names 0 thru 47 are necessary to select all three colors on the 1338A. Files 32 thru 47 "wrap around" into files 0 thru 15. For example, data entered into file 35 is displayed in red, but due to "wrap around" the data is automatically stored in file 3 by the 1350A. This can cause a problem if file 3 is supposed to contain its own data (35 - 32 = 3).

3-53. Because of "wrap around", we recommend that files 0 thru 7 be used for GREEN, files 16 thru 31 for YELLOW, and files 40 thru 47 for RED.

Table 3-6. File Name Colors

| File Name | Color | |
|---|--------|--|
| 0 - 15 | GREEN | |
| 16 - 31 | YELLOW | |
| 32 - 47 | RED | |
| 48 - 63* | YELLOW | |
| *Files 48 - 63 not used due to "wrap around." | | |

3-54. PHOSPHOR PROTECT ON LARGE SCREEN DISPLAYS.

3-55. When the 1350A is used with a large screen display (such as an HP 1311A), the display may need to have its Phosphor Protect Switch "off" in order to produce desired intensity. Refer to display manual for switch location and function.

3-56. 1350A COMMAND RESPONSE TIMES.

3-57. The 1350A receives each byte from HP-IB within approximately 1 microsecond. Certain commands cause the 1350A to generate internal delays that must be satisfied before the next byte can be received correctly. These commands and their approximate time requirements are listed in table 3-7.

Table 3-7. Command Time Requirements

| Instruction | | Tlme | |
|--|-------------|-------------------|--|
| EM | Twice the 1 | 350A refresh time | |
| EN | | ** | |
| EX | | ** | |
| BM | | ** | |
| UM | | " | |
| FF | | " | |
| EF | ,, | | |
| BF UF | " | | |
| (Note: If EM is done first, then time for others ~6.67 ms each.) | | | |
| ";" following PA 3 μs | | 3 μs | |
| each character fol | lowing TX | 3 μs | |

Examples:

A "pel,:" will require approximately 5 μ s. If followed by CR LF (Carriage Return; Line Feed), then about 7 microseconds.

A "pa50,50;100,100;:" will require about 21 μ s (3 μ s for each semicolon after pa; 1 us for each other character).

'A "txHello There!" will require about $38 \mu s$ (12 characters at $3 \mu s$ /character +2 μs for tx).

3-58. POTPOURRI.

3-59. DUMMY FILES.

3-60. The following example "dummy" program (using an HP 9825A calculator) will create four files in 1350A memory. File 0 will have 548 words allocated. Files 1, 2, and 3 will each have 500 words allocated. This "sectioning off" in 1350A memory provides a simple and efficient method for entering and updating file information without the confusion of nebulous file boundaries.

3-61. The required 1350A Initialization Sequence should precede the "dummy" program. Next, the Find Location (FL) and Find File (FF) commands may be used to enter data into files.

Example "dummy" program on an HP 9825A:

0: fmt 1,f4.0,","

1: wrt 718,"FL0000,:"

2: for F=1 to 3

3: wrt 718.1,"NF",F

4: for N=1 to 500

5: wrt 718, "pe0,:pa0,0;:"

6: next N

7: wrt 718, "SN:"

8: next F

9: end

3-62. Line 0 sets 9825A format so that any calculated variables are integers of up to four digits with no digits to the right of the decimal point. Line 1 moves 1350A memory write pointer to location zero. Lines 2 and 3 set up file names 1, 2, and 3. Lines 4 and 5 enter 500 "blank" locations into each file. Line 7 makes sure that each file is delimited before the next one is named.

NOTE

File 0 contains locations 0 thru 547.

File 1 contains locations 548 thru 1047.

File 2 contains locations 1048 thru 1547.

File 3 contains locations 1548 thru 2047.

3-63. EXAMPLE PROGRAMS

3-64. The following example programs show how different controllers can be used to produce the same results in the 1350A. All of the following programs cause the 1350A to draw a triangle (from file 1) and place the text "1350A" (from file 16) on a CRT. Figure 3-4 shows the CRT display that results from any of the example programs.



Figure 3-4. Display for Example Programs

9825A Example:

0: "clear the HP-IB":cli 7

1: "clear the 1350A":

2: wtb 718,3,20,"::em::en::ex::sn::sx::um::"

3: "draw a triangle in file 1":

4: wrt 718,"nf1,:pe0,:pa300,300;:pe1,:pa500,700;700,300;:"

5: wrt 718,"pa300,300;:sn::"

6: "write text into file 16":

7: wrt 718,"nf16,:pe0,:pa390,175;:pe1,:"

8: wtb 718,"cs2,:tx1350A",3,":sn:"

9: end

9835A and 9845A Example:

10 REM SET UP OUTPUT TO THE 1350A VIA HP-IB

20 PRINTER IS 7.18

30 REM CLEAR THE 1350A

40 PRINT CHR\$(3),CHR\$(20),"::EM::EN::EX::SN::SX::UM::"

50 REM DRAW A TRIANGLE IN FILE 1

60 PRINT "NF1,:PE0,:PA300,300;:PE1,:PA500,700;700,300;:"

70 PRINT "PA300,300;:SN::"

80 REM WRITE TEXT INTO FILE 16

90 PRINT "NF16,:PE0,:PA390,175;:PE1,:"

100 PRINT "CS2,:TX1350A",CHR\$(3),":SN::"

110 PRINTER IS 16

120 STOP

130 END

Operation Model 1350A

HP system 1000 FORTRAN Example:

```
FTN4.L
0001
                   EXAMPLE FORTRAN PROGRAM FOR 1350A ON SYSTEM 1000
0002
       C - - -
                PROGRAM EXPLF
0003
                   SET THE HPIB LU TO 11
0004
       \mathbf{C} \dots
                LHPIB=11
0005
                   SET THE 1350A LU TO 19
0006
       C \dots
                IPLT=19
0007
       C \dots
                   CLEAR THE HPIB AND THE 1350A
0008
                 CALL HPIB(IPLT,LHPIB)
0009
                   DRAW A TRIANGLE IN FILE 1
0010
       C \dots
                 WRITE(IPLT,1)
0011
                FORMAT("NF1,:PE0,:PA300,300;:PE1,:PA500,700;700,300;300,300;:SN:")
            1
0012
                     WRITE TEXT INTO FILE 16
0013
       C \dots
                        SET UP THE ETX CODE (UPPER HALF OF 16 BIT WORD)
0014
       \mathbf{C} \dots
                 IETX=3*256
0015
                 WRITE(IPLT,2) IETX
0016
                 FORMAT("NF16,:PE0,:PA390,175;:PE1,:CS2,:TX1350A",A1,":SN:")
0017
                 STOP
0018
                 END
0019
0020
       \mathbf{C}
              .... HPIB -----
       \mathbf{C}
0021
       \mathbf{C}
0022
       \mathbf{C}
          CLEARS THE HPIB AND THE 1350A, WHERE
0023
       \mathbf{C}
                 IPLT IS LU OF THE 1350A
0024
       \mathbf{C}
                 LHPIB IS LU OF THE HPIB I/O CARD, DRIVER 0
0025
0026
       \mathbf{C}
0027
                 SUBROUTINE HPIB (IPLT.LHPIB)
                 DO AN INTERFACE CLEAR TO THE CARD ITSELF
0028
       \mathbf{C} \dots
                 CALL EXEC(3,LHPIB)
0029
                 SEND AN ASCII "ETX" + "DC4" AND CLEAR THE 1350A
0030
       C \dots
                    ETX TAKES THE 1350A OUT OF TEXT MODE
       C \ldots \ldots
0031
                   DC4 CLEARS 1350A POWER INTERRUPT
0032
       C \ldots \ldots
                 I=01400B+24B
0033
                 WRITE(IPLT,1) I
0034
                 FORMAT(A2,"EM:EN:EX:SN:SX:UM:")
            1
0035
                 RETURN
0036
0037
                 END
```

FTN4 COMPLIER: HP92060-16092 REV. 1901 (781201)

This program was written for a system equipped with RTE II-IV, Driver 37, and a 59310B I/O card. HP-IB is cleared (IFC line set low) by a CALL EXEC(3,LUHPIB) program statement. When a delay is necessary, use CALL EXEC(12,0,1,0,-n) where n = 100 times the desired number of milliseconds. For example, for a delay of 70 ms, use n = -7.

NOTE

3*256 = 768 = 01400 in base 8. 20 in base 10 = 24 in base 8. The program statement I = 01400B + 24B sets ETX into the upper 8 bits and DC4 into the lower 8 bits of the computer word.

Model 1350A Operation

HP system 1000 BASIC Example:

| 10 | \mathbf{REM} | CLEAR THE HPIB AND 1350A INTERFACE |
|------------|----------------|--|
| 20 | CALL | CLEAR(11,2) |
| 30 | REM | CLEAR THE 1350A |
| 40 | PRINT | #18;" E_XD_4 :EM:EN:EX:SN:SX:UM:" |
| 50 | REM | DRAW THE TRIANGLE IN FILE 1 |
| 6 0 | PRINT | #18;"NF1,:PE0,:PA300,300;:PE1,:PA500,700;700,300;300,300;:SN:" |
| 70 | REM | WRITE TEXT INTO FILE 16 |
| 80 | PRINT | #18;"NF16,:PE0,:PA390,175;:PE1,:" |
| 90 | PRINT | #18;"CS2,:TX1350AE _x :SN:" |
| 100 | STOP | |
| 110 | END | |

The control characters (ETX = 3, DC4 = 20) are obtained by pressing the Control key (CNTL) and proper key at the same time.

```
3 = ETX = CNTL/C = C/C = E_X

20 = DC4 = CNTL/T = C/T = D_4
```

NOTE

To clear the HP-IB (IFC line set low), the HP-IB system command that can be loaded using RTETG is needed. RTETG is discussed in the HP BASIC/1000D manual, change 3, 4th Edition.

3-65. QUICK REFERENCE TO COMMANDS.

3-66. Table 3-8 lists 1350A commands in alphabetical order with a brief description of parameter ranges. For a more complete description, see the "Programming" paragraph and complete list of commands presented earlier in this section. For convenience when programming the 1350A, table 3-8 may be photo-copied for handy reference.

3-67. REDUCING CRT FLICKER.

3-68. In some applications the 1350A can be made to refresh the CRT more often in order to reduce flicker.

3-69. Presort and group data for minimum beam movement when producing the desired display. This reduces time spent "traveling back and forth" between displayed data and optimizes the display.

Table 3-8. Quick Reference to 1350A Commands

| Parameter(s) | Name | |
|------------------|--|------------|
| D = 0 to 31 | Blank File | |
| none | Blank Memory | |
| D = 0 to 7 | Character Size | |
| D = 0 to 31 | Erase File | |
| none | Erase Memory | |
| none | Erase Names | |
| none | Erase Auxiliary | |
| D = 0 to 31 | Find Files | |
| D = 0 to 2047 | Find Location | |
| D = 0 to 31 | Name File | |
| X = 0 to 1022 | Plot Absolute | |
| Y = 0 to 1023 | | |
| D = 0 or 1 | Pen Enable | |
| none | Stop Naming | |
| none | | |
| ASCII characters | _ · | |
| D = 0 to 31 | Unblank File | |
| none | | |
| D = 0 to 31 | - | |
| | none D = 0 to 7 D = 0 to 31 none none none D = 0 to 31 D = 0 to 31 D = 0 to 2047 D = 0 to 31 X = 0 to 1022 Y = 0 to 1023 D = 0 or 1 none none ASCII characters D = 0 to 31 | D = 0 to 7 |

Model 1350 A Performance Tests

SECTION IV

PERFORMANCE TESTS

4-1. INTRODUCTION.

4-2. The procedures in this section provide an abbreviated test that provides approximately 90% assurance of proper $1350\,\mathrm{A}$ operation.

4-3. EQUIPMENT REQUIRED.

4-4. The verification programs are written for an HP Model 9825A Calculating Controller equipped with Options: 98210A (String-Advanced Programming ROM); 98214A (9862A Plotter-General I/O-Extended I/O

ROM); and 98034A (HP-IB Interface) with the 98034A set to "7". The comments that accompany the programs should allow them to be translated for use with other HP-IB Controllers (IEEE Std. 488-1978 "C1" capability). The X-Y display must satisfy the critical specifications listed in table 1-3.

NOTE

The performance test programs may be put on tape. This will save time and prevent errors whenever the tests are repeated.

4-5. PERFORMANCE TEST PROCEDURES.

4-6. PERFORMANCE VERIFICATION.

4-7. The following program assumes that the 1350A is set to its factory-set address of "18".

DESCRIPTION:

A sequence of program steps is sent to the 1350A via HP-IB. At appropriate points the program steps and the 1350A front panel or the display CRT is checked. These program steps exercise most 1350A functions.

EQUIPMENT:

| HP-IB Controller | 9825 A |
|------------------|---------------|
| X-X Display HP: | 1311 A |

PROCEDURE:




Figure 4-1. Performance Verification Test Setup

- a. Connect 1350A X, Y, and Z outputs to display X, Y, and Z inputs.
- b. Make sure that display is in 50 ohm input configuration. Also, make sure that display TTL blanking input has shorting cap installed on positive going input.
 - c. Connect HP-IB cable from 9825A to rear of 1350A and secure. Equipment should now be as shown in figure 4-1.
- d. Cycle the LINE power switches for the 9825A, the 1350A, and the X-Y display being used. Verify that random vectors are displayed by the display CRT.

PERFORMANCE TESTS

- e. Enter the following program on the 9825A.
- 0: cli 7;wrt 718;beep;stp
- 1: wtb 718,"PA";beep;stp
- 2: wtb 718,3,20,13,10;beep;stp
- 3: wrt 718, "EM"; beep; stp
- 4: wrt 718, "EM::EN::EX::SN::SX::UM::"
- 5: wrt 718, "PE1,:PA1022,1023;";beep;stp
- 6: wrt 718,"EM::EN::EX::SN::SX::UM::"
- 7: wtb 718, "PE0,:PA400,300;:PE1,:CS0,:TXB",3,13,10
- 8: wtb 718, "CS7,:TX S",3,13,10; beep; stp
- 9: wrt 718, "EM::EN::EX::SN::SX::UM::"
- 10: wrt 718, "NF0,:PE1,:PA800,300;:SN"
- 11: wrt 718, "NF31,:PA100,800;:SN";beep;stp
- 12: wrt 718, "BF0,"; wait 1000; wrt 718, "BF31,"; beep; stp
- 13: wrt 718, "EN::UF0,"; beep; stp
- 14: wrt 718, "BM"; wait 1000; wrt 718, "UM"; beep
- 15: dsp "That's all FOLKS!!"; wait 500; gto 14
- 16: end
- f. Press 9825A RUN key. 9825A should make a "beep" sound. Verify that 1350A front-panel "LISTEN PROGRAM" LED is on.
 - Line 0: cli 7; sets HP-IB IFC line low to insure that the 1350A will handshake properly.

wrt 718; addresses 9825A to "talk" and 1350A to "listen".

beep; causes 9825A to make "beep" sound.

stp causes program to stop.

- g. Press 9825A CONTINUE key. 9825A should beep. Verify that 1350A "LISTEN DATA" LED is on, "PROGRAM" LED is off.
 - line l: wtb 718, "PA"; addresses 1350A to "listen" and sends two "program" instruction bytes without a terminating ":" (colon) or CR (Carriage Return) or LF (Line Feed). This fools the 1350A into staying in "listen for data".
- h. Press 9825A CONTINUE key. Verify that 1350A POWER INTERRUPT LED has been turned off. ("PROGRAM" LED will be on.)
 - line 2:
- 3 (base 10) = ASCII ETX (End of Text) value in decimal.

This insures that the 1350A is not in Text mode.

- 20 = ASCII DC4 character to turn off POWER INTERRUPT.
- 13 = ASCII CR (Carriage Return) character.
- 10 = ASCII LF (Line Feed) character.
- i. Press 9825A CONTINUE key. Verify that CRT is now blank.
 - line 3: "EM" erases Pen Enable and vector values from 1350A memory following random power-up.
- j. Press 9825A CONTINUE key. Verify that CRT displays a diagonal vector from lower left corner to upper right corner.
 - line 4: initializes 1350A.
 - line 5: turns beam on and causes 1350A to draw the vector.
- k. Press 9825A CONTINUE key. Verify that the vector is no longer displayed. Verify that the CRT displays a small "B" (not rotated) and a large "S" (rotated 90 degrees).
 - line 6: initializes 1350A (removes vector).
 - line 7: blanks beam while it is positioned; sets character size and rotation; unblanks beam; instructs

1350A to output a "B". (Note: 3 = ETX, 13 = CR, 10 = LF).

line 8: changes character size and rotation; instructs 1350A to output a "S" (space-S).

PERFORMANCE TESTS

- l. Press 9825A CONTINUE key. Verify that the CRT displays two vectors that are roughly a ">" shape.
 - line 9: initializes 1350A (removes text).
 - line 10: places the bottom vector in File "0".
 - line 11: places the top vector in File "31".
- m. Press 9825A CONTINUE key. Verify that the bottom vector is blanked first, and the top vector is blanked about one second afterward.
 - line 12: blanks contents of File "0" (bottom vector); waits about one second and then blanks the contents of File "31" (top vector).
 - n. Press 9825A CONTINUE key. Verify that both vectors are now displayed (">" pattern).
 - line 13: erases all file names so that all vectors are defaulted to File "0". Unblanks File "0" to display all vectors in 1350A memory.
- o. Press 9825A CONTINUE key. Verify that ">" flashes on the CRT. The 9825A should display "That's all FOLKS!!" and beep periodically.
 - line 14: blanks 1350A memory to inhibit CRT; waits about one second; unblanks 1350A memory to enable CRT.
 - line 15: really not necessary. To get out of the loop, press 9825A STOP key. The "gto 14" causes CRT vector presentation to flash.

4-8. AUXILIARY (COLOR) VERIFICATION.

DESCRIPTION:

The following program is provided to quickly check 1350A color interface outputs when used with an HP 1338A Tricolor display. It should be used as an addition to the Performance Verification procedure shown above.

EQUIPMENT:

| HP-IB Controller I | |
|---------------------|---------|
| Tri-color Display H | HP1311A |

PROCEDURE:

- a. Connect Auxiliary cable from 1338A to rear of 1350A.
- b. Connect HP-IB cable from 9825A to 1350A.
- c. Connect 1350A X, Y, and Z to 1338A.
- d. Make sure that 1338A X, Y, and Z inputs are in 50 ohm configuration.
- e. Press 9825A [ERASE][a][EXECUTE] keys, if necessary, to clear 9825A memory. Enter the following program in the 9825A.
 - 0: cli 7
 - 1: wtb 718,3,20,13,10,"EM::EN::EX::SN::SX::UM::"
 - 2: wrt 718,"NF1,:PE1,:PA1000,1000;:SN::"
 - 3: wrt 718,"NF16,:PE1,:PA1000,0;:SN::"
 - 4: wrt 718,"NF40,:PE1,:PA0,1000;:SN::"
 - 5: end
- f. Press 9825A RUN key. Verify that 1338A displays: (1) a green vector from lower left corner to upper right corner; (2) a yellow vector from upper right to lower right corners; and (3) a red vector from lower right corner to upper left corner.
 - line 0: sets IFC low.
 - line 1: initializes 1350A
 - line 2: uses File "1" to create the green vector.
 - line 3: uses File "16" to create the yellow vector.
 - line 4: uses File "40" to create the red vector.

SECTION V

ADJUSTMENTS

5-1. INTRODUCTION.

5-2. This section contains a complete adjustment procedure for the 1350A. The adjustment programs used in this section may be put on tape. This will save time and prevent errors whenever the adjustments are repeated.

WARNING

Read the Safety Summary at the front of this manual before performing adjustment procedures.

EQUIPMENT REQUIRED. 5-3.

5-4. Test equipment is listed in the Recommended Test Equipment Table in Section I of this manual.

5-5. ADJUSTMENTS.

5-6. The power supply adjustment may be done separately following repairs or in sequence during periodic calibration. All other adjustments should be done in the sequence given.

ADJUSTMENTS

5-7. +5 VOLT POWER SUPPLY ADJUSTMENT.

REFERENCE:

Service Sheet 6B.

DESCRIPTION:

The +5 Vdc Power Supply is adjusted for an output of +4.95 Vdc.

EQUIPMENT:

PROCEDURE:

- a. Disconnect 1350A power cord.
- b. Remove 1350A top and bottom covers (captive screw at rear of cover secures the cover).
- c. Connect the (+) input of DVM to +5 V test point on Display Board. Connect (-) input of DVM to GND (figure 5-1).

- d. Reconnect power cord and place LINE switch in "on" position.
- e. Adjust A5R15 (figure 5-2) until DVM indicates +4.95 V (limits +4.93 to +4.97 V).




Figure 5-1. +5 V Test Point Location on Display Board




Figure 5-2. +5 V Adjustment Location on Power Supply

ADJUSTMENTS

5-8. Z-AXIS OUTPUT ADJUSTMENT.

REFERENCE:

Service Sheet 3E.

DESCRIPTION:

The 1350A rear-panel Z-AXIS output is adjusted for proper levels to insure uniform intensity for vectors of different lengths. The rear-panel Z-AXIS adjustment is then set for compatibility with the X-Y display being used.

EQUIPMENT:

| HP-IB Controller | HP9825A |
|------------------|---------|
| X-Y Display | HP1311A |
| Oscilloscope | HP1740A |

PROCEDURE:

- a. Connect 1350A X, Y, and Z outputs to display X, Y, and Z inputs.
- b. Make sure that display in in 50 ohm input configuration. Also, make sure that display TTL blanking input has shorting cap installed.
- c. Connect and secure HP-IB cable from 9825A to rear of 1350A. Equipment should appear as in figure 5-3.




Figure 5-3. Equipment Setup

- d. Cycle the LINE power switches on the 1350A, the 9825A, and the X-Y display. The CRT should display random vectors.
- e. Connect oscilloscope probe to Z-axis output on Control Board (figure 5-4).

ADJUSTMENTS




Figure 5-4. Z-axis Output and Adjustment Locations on Control Board

- f. Enter the following program on the 9825A.
 - 0: cli 7
 - 1: wtb 718,3,20,13,10,"EM::EN::EX::SN::SX::UM::"
 - 2: wrt 718,"PA31,31;:"
 - 3: wrt 718,"PE1,:PA31,31;:"
 - 4: wrt 718,"PA62,62;:"
 - 5: end
- g. Set 1350A rear-panel Z-AXIS control fully clockwise (CW).
- h. Press 9825A RUN key.
- i. Set Z LEVEL ADJ. A1R57 (see figure 5-4) so that the portion of the waveform marked "A" in figure 5-5 is at +40 mV.




Figure 5-5. Z-axis Adjustment Waveform

- j. Set Z GAIN LIMIT ADJ. A1R55 (see figure 5-4) so that the portion of the waveform marked "B" in figure 5-5 is at $\pm 1.0~\rm{V}$.
- k. Cycle 1350A LINE power switch. The CRT should display random vectors.
- l. Set X-Y Display INTENSITY control to minimum (full CCW).
- m. Adjust 1350A rear-panel Z-AXIS control until random vectors are just extinguished.
- n. Set X-Y Display INTENSITY control to normal viewing level.

5-9. X-AXIS DAC ADJUSTMENTS.

REFERENCE:

Service Sheet 4E.

DESCRIPTION:

X-axis Digital-to-Analog Converter (DAC) circuits are adjusted to produce an even pattern on the CRT. This pattern is developed by a 9825A program. The 9825A loads 1350A memory. 1350A memory then drives the X-axis DAC.

EQUIPMENT:

| HP-IB Controller | HP9825A |
|--|----------|
| The Constant of the Constant o | AFFORDE |
| X-Y Display I | JE 1911A |

PROCEDURE:

- a. Connect equipment as shown in figure 5-3.
- b. Enter the following program on the 9825A.
 - 0: fmt f4.0,",",f4.0,";"
 - 1: cli 7
 - 2: wtb 718,3,20,13,10,"EM::EN::EX::SN::SX::UM::"
 - 3: for T=0 to 1022 by 2
 - 4: wrt 718,"PA",T,250;wrt 718,"PE1,:PA",T,450;wrt 718,"PE0,"
 - 5: next T
 - 6: dsp "X DAC Calibration";beep
 - 7: end
- c. Press 9825A RUN key. CRT should display a horizontal band of vectors.
- d. Adjust X-axis digital-to-analog converter (DAC) to minimize gaps or overlapping for each adjustment (figure 5-6). The adjustments (figure 5-7) interact and should be done in the following sequence.

| 1) A4R25 | 1/32 screen |
|-----------|--------------|
| 2) A4R30 | 1/16 screen |
| 3) A4R35 | . 1/8 screen |
| 4) A4 R40 | . 1/4 screen |
| 5) A4R45 | . 1/2 screen |

Readjust as necessary.

Model 1350A Adjustments

ADJUSTMENTS




Figure 5-6. DAC Adjustment Indication on CRT




Figure 5-7. DAC Adjustment Locations on Display Board

ADJUSTMENTS

5-10. Y-AXIS DAC ADJUSTMENTS.

REFERENCE:

Service Sheet 4E.

DESCRIPTION:

Y-axis Digital-to-Analog Converter (DAC) circuits are adjusted to produce an even pattern on the CRT. This pattern is developed by a 9825A program. The 9825A loads 1350A memory. 1350A memory then drives the Y-axis DAC.

EQUIPMENT:

| HP-IB Controller | 29825A |
|------------------|--------|
| HF | 21311A |
| X-Y Display HF | 101111 |

PROCEDURE:

- a. Connect equipment as shown in figure 5-3.
- b. Enter the following program on the 9825A.
 - 0: fmt f4.0,",",f4.0,";"
 - 1: cli 7
 - 2: wtb 718,3,20,13,10,"EM::EN::EX::SN::SX::UM::"
 - 3: for T=0 to 1022 by 2
 - 4: wrt 718,"PA",250,T;wrt 718,"PE1,:PA",450,T;wrt 718,"PE0,"
 - 5: next T
 - 6: dsp "Y DAC Calibration";beep
 - 7: end
- c. Press 9825A RUN key. CRT should display a vertical band of vectors.
- d. Adjust Y-axis digital-to-analog converter (DAC) to mimimize gaps or overlapping for each adjustment (figure 5-6). The adjustments (figure 5-7) interact and should be done in the following sequence.

| 1) A4R87 | 1/32 screen |
|-----------|--------------|
| 2) A4R92 | 1/16 screen |
| 3) A4R97 | 1/8 screen |
| 4) A4R102 | 1/4 screen |
| 5) A4R107 | 1/9 screen |
| 5) A4R107 | 17 2 Belecti |

Readjust as necessary.

5-11. DAC TIMING ADJUSTMENTS.

REFERENCE:

Service Sheet 4E.

DESCRIPTION:

The timing of the X and Y DACs is adjusted to minimize vector distortion. A 9825A program develops the vector pattern and loads 1350A memory. 1350A memory then drives the DACs.

EQUIPMENT:

| HP-IB Controller | |
|------------------|---------|
| | HP1311A |
| X-Y Display | |

PROCEDURE:

- a. Connect equipment as shown in figure 5-3.
- b. Enter the following program on the 9825A. (Note: The entry 21 means "2 raised to the".)

```
0: fmt f4.0,",",f4.0,";"
1: cli 7
2: wtb 718,3,20,13,10,"EM::EN::EX::SN::SX::UM::"
3: for V=7 to 9
4: wrt 718,"PE0,:PA",2†V-8,520;wrt 718,"PE1,"
5: wrt 718,"PA",2†V+8,570;wrt 718,"PA",2†V-8,620;wrt 718,"PE0,"
6: wrt 718, "PA",520,2†V-8;wrt 718,"PE1,:PA",570,2†V+8
7: wrt 718,"PA",620,2†V-8;wrt 718,"PE0,"
8: next V
9: dsp "Check DAC Timing Adjustments";beep
10: end
```

c. The CRT will display six pointed vectors as shown in figure 5-8.




Figure 5-8. DAC Timing Adjustment CRT display

d. Adjust the vectors for minimum distortion as shown in figure 5-8. Figure 5-9 shows undesired vector shapes. The adjustments (figure 5-7) interact and should be done in the following sequence.

| 1) A4C11 | |
|----------|--------|
| 2) A4C12 | X axis |
| 3) A4R3 | X axis |
| 4) A4C35 | Y axis |
| 5) A4C36 | Y axis |
| 6) A4R65 | Y axis |

Readjust as necessary.




Figure 5-9. Undesired vector shape for DAC timing

5-12. POINT BLANKING ADJUSTMENTS.

REFERENCE:

Service Sheet 3E.

DESCRIPTION:

Point blanking is adjusted to provide the proper Z-axis blanking interval between vectors.

EQUIPMENT:

| HP-IB Controller H | IP9825A |
|--------------------|---------|
| X-Y Display H | |

PROCEDURE:

- a. Connect equipment as shown in figure 5-3.
- b. Enter the following program on the 9825A.
 - 0: cli 7
 - 1: wtb 718,3,20,13,10,"EM::EN::EX::SN::SX::UM::"
 - 2: wrt 718, "PE0,:PA0,500;"
 - 3: wtb 718, "PE1,:CS1,:TX********************************,3,13,10
 - 4: dsp "Blanking Adj.";beep
 - 5: end
- c. Press 9825A RUN key. CRT should display a horizontal line of asterisks (*).
- d. Adjust A1R37 and A1R39 (figure 5-10) so that the asterisks have proper shape and uniform intensity.
- e. Change position of point blanking switch (figure 5-10). Shape and intensity of the asterisks should not change. Readjust if necessary until no change. Return switch to forward position.




Figure 5-10. Point Blanking Switch and Adjustment Locations on Control Board

5-13. TTL BLANKING ADJUSTMENT.

REFERENCE:

Service Sheet 2D.

DESCRIPTION:

TTL output timing is adjusted to prevent Blank/Blink changes while the 1350A is drawing a vector.

EQUIPMENT:

| HP-IB Controller | . HP9825A |
|------------------|-----------|
| X-Y Display | . HP1311A |

PROCEDURE:

- a. Connect equipment as shown in figure 5-3.
- b. Remove shorting cap from X-Y display TTL blanking positive-going input.
- c. Connect 1350A TTL1 output to X-Y display TTL blanking positive-going input.
- d. Enter the following program on the 9825A.
 - 0: cli 7
 - 1: wtb 718,3,20,13,10,"EM::EN::EX::SN::SX::UM::"
 - 2: wrt 718, "PE0,:PA100,400;" 3: wrt 718, "PE1,:PA900,400;"

 - 4: wrt 718,"WX1,:PA100,600;900,600;900,600;:SX"
 - 5: dsp "Check TTL Blanking Timing Adj.";beep
- e. Set Blink Switch A3S2 section 1 (figure 5-11) to "on" position.
- f. Press 9825A RUN key. CRT should display a horizontal line.
- g. Adjust Blanking Delay A3R43 (figure 5-12) on Input/Output Board until a spot directly above the right end of the horizontal line is extinguished.

NOTE

This adjustment is performed at normal viewing intensity.




Figure 5-11. Blinking Switch Location on Input/Output Board




Figure 5-12. Blanking Delay Adjustment Location on Input/Output Board

Model 1350A Replaceable Parts

SECTION VI

REPLACEABLE PARTS

6-1. INTRODUCTION.

6-2. This section contains information for ordering parts. Table 6-1 lists abbreviations used in the parts list. Table 6-2 lists all replaceable parts in reference designator order. Table 6-3 contains the names and addresses that correspond to the manufacturer's code numbers. Figure 6-1 shows the illustrated parts breakdown.

6-3. ABBREVIATIONS.

6-4. Table 6-1 lists abbreviations used in the parts list, the schematics, and throughout the manual. In some cases, two forms of the abbreviations are used: one in all capital letters and one partial or no capitals. This occurs because the abbreviations in the parts list are always in capitals. However, in other parts of the manual other abbreviation forms are used with both lowercase and uppercase letters.

6-5. REPLACEABLE PARTS LIST.

- 6-6. Table 6-2 is the list of replaceable parts and is organized as follows:
- a. Electrical assemblies in alphanumerical order by reference designation.
- b. Chassis-mounted parts in alphanumerical order by reference designation.
- c. Electrical assemblies and their components in alphanumerical order by reference designation.

The information given for each part consists of the following:

- a. Reference designation.
- b. Hewlett-Packard part number.
- c. Part number Check Digit (CD).
- d. Total quantity (Qty) in instrument (or on assembly).
 - e. Description of part.

- f. Typical manufacturer of part in an identifying five-digit code.
 - g. Manufacturer's number for the part.

The total quantity for each part is given only once - at the first appearance of the part number in the list.

6-7. ORDERING INFORMATION.

- 6-8. To order a part listed in the material lists, quote the Hewlett-Packard part number, indicate the quantity desired, and address the order to the nearest Hewlett-Packard Sales/Service Office.
- 6-9. To order a part that is not listed in the material lists, include the instrument model number, instrument serial number, a description of the part (including its function), and the number of parts required. Address the order to the nearest Hewlett-Packard Sales/Service Office.

6-10. DIRECT MAIL ORDER SYSTEM.


- 6-11. Within the USA, Hewlett-Packard can supply parts through a direct mail order system. Advantages of using this system are:
- a. Direct ordering and shipment from the HP Parts Center in Mountain View, California.
- b. No maximum or minimum on any mail order (there is a minimum order amount for parts ordered through a local HP office when the orders require billing and invoicing).
- c. Prepaid transportation (there is a small handling charge for each order).
 - d. No invoices.

To provide these advantages, a check or money order must accompany each order.

6-12. Mail order forms and specific ordering information is available through your local HP office. Addresses and phone numbers are located at the back of this manual.

Table 6-1. Reference Designators and Abbreviations

| | | | REFERENC | E DESIGNAT | OHS | | |
|-------|-----------------------------|---------|-------------------------|------------|--------------------------|------------|------------------------|
| A | = assambly | F | = fuse | MP | = machanical part | υ | = integrated circuit |
| B | = motor | FL | = filter | P | = plug | ٧ | = vacuum, tube, neon |
| BT | = battery | ic | = integrated circuit | o | = transistor | | bulb, photocell, etc |
| c | = capecitor | J | = jack | R | = resistor | VR | = voltage regulator |
| CP | = couplar | K | = relay | RT | = thermistor | w | = ceble |
| CR | = diode | L | = inductor | S | = switch | X | = socket |
| DL | = delay line | LS | = loud speaker | Ť | = transformer | Y | = crystal |
| DS | = device signaling (lamp) | M | = meter | TB | = terminal board | z | = tuned cavity network |
| E | = misc alectronic part | MK | = microphone | TP | = test point | _ | • |
| | | | ABB | REVIATIONS | | | |
| A | = amperes | н | = henries | N/O | = normally open | RMO | = rack mount only |
| AFC | = automatic frequency | HDW | = hardware | NOM | = nominal | RMS | = root-mean square |
| | control | | | | | | |
| AMPL | = amplifier | HEX | = hexagonal | NPO | = nagative positive zero | RWV | = ravarse working |
| | | HG | = mercury | | zaro tempareture | | voltage |
| BFO | = beat frequancy oscillator | HR | = hour(s) | | coefficient) | | |
| BE CU | = beryllium copper | HZ | = hertz | NPN | = negative-positive- | S-B | = slow-blow |
| вн | = binder head | | | | negative | SCR | = screw |
| BP | - bandpess | | | NRFR | = not recommended for | SE | = salenium |
| BRS | = brass | IF | = intermadiate freq | | field replacement | SECT | = saction(s) |
| BWO | = backward wave oscillator | IMPG | = impregnatad | NSR | = not separately | SEMICON | = samiconductor |
| | | INCD | = incandescent | | replaceable | SI | = silicon |
| CCW | = counter-clockwise | INCL | = include(s) | | | SIL | = silvar |
| CER | = ceremic | INS | = insulation(ed) | OBD | = order by description | SL | = slide |
| CMO | = cabinet mount only | INT | = internal | ОН | = oval head | SPG | = spring |
| COEF | = coaficient | | | ОХ | = oxide | SPL | = special |
| COM | = common | K | = kilo=1000 | | | SST | = stainlass steel |
| COMP | = composition | | | | | SR | = split ring |
| COMPL | = complete | LH | = left hand | P | = peak | STL | = steel |
| CONN | = connactor | LIN | = linear taper | PC | = printed circuit | | |
| CP | = cadmium plate | LK WASH | = lock washer | PF | = picofarads= 10-12 | TA | = tantalum |
| CRT | = cathode-ray tube | LOG | = logarithmic taper | | farads | TD | = time delay |
| CW | = clockwise | LPF | = low pess filter | PH BRZ | = phosphor bronze | TGL | = toggle |
| | | | | PHL | = phillips | THD | = thread |
| DEPC | = depositad carbon | M | = milli=10-3 | PIV | = peak inverse voltage | TI | = titanium |
| DR | = drive | MEG | = meg=106 | PNP | = positiva-negative- | TOL | = tolerance |
| | | MET FLM | = metal film | | positive | TRIM | = trimmer |
| ELECT | = alectrolytic | MET OX | = metallic oxide | P/O | = part of | TWT | = treveling wave tube |
| ENCAP | = encapsuleted | MFR | = manufacturer | POLY | = polystyrene | | |
| EXT | = external | MHZ | = mega hertz | PORC | = porcelain | υ | = micro=10-6 |
| | | MINAT | = miniature | POS | = position(s) | | |
| F | = farads | MOM | = momentary | POT | = potentiometer | VAR | = variable |
| FH | = flat head | MOS | = metal oxide substrate | PP | = peak-to-paak | VDCW | = dc working volts |
| FIL H | = fillistar head | MTG | = mounting | PT | = point | | |
| FXD | = fixed | MY | = "mylar" | PWV | = peak working voltage | W / | = with |
| | | | • | | | w | = watts |
| G | = gige (109) | N | = nano (10-9) | RECT | = rectifier | WIV | = working inverse |
| GE | = germanium | N/C | = normally closed | RF | = radio frequency | | voltage |
| GL | = glass | NE | = neon | RH | = round head or | ww | = wirewound |
| GRD | = ground(ed) | NI PL | = nickel plate | | right hand | W/O | = without |






Figure 6-1. Chassis Parts and Board Assy Identification 6-3

Model 1350A Replaceable Parts

Table 6-2. Replaceable Parts

| | IP Part lumber | C D | Qty | Description | Mfr Code | Mfr Part Number |
|---|--|-----------------------|------------------------|---|---|---|
| A2 01 A3 52 A4 01 | 1350-66514 1350-66505 2101-66504 1350-66511 | 0 9 4 7 1 | | CONTROL BOARD ASSEMBLY INTERCONNECTION BOARD ASSEMBLY I/O SOARD ASSEMBLY OISPLAY SOARD ASSEMBLY POWER SUPPLY SOARD ASSEMBLY | 28480 28480 28480 28480 | 01350-66514 01350-66505 52101-66504 01350-66511 |
| A7 01 | 1350-66512 1350-66506 1350-66507 | 8 0 | | CHARACTER SOARO ASSEMSLY LEO SOARO ASSEMSLY LINE SWITCH ASSEMSLY | 28480 28480 28480 | 01350-66512 01350-66506 01350-66507 |
| 81 31 | 60-0303 | , | , | FAN-T8AX 47-CFM 6-16VOC | 28480 | 3160-0303 |
| CR1 19 | 706-0093 | 4 | 1 | OIOOE-PW BROG 100V 35A | 04713 | MOA3501 |
| E1 15 | 510-0038 | 8 | | SINDING POST ASSY SGL THO-STUD | 28480 | 1510-0038 |
| _ 1 | 10-0020 110-0059 | 1 | 1 | PUSE _8A 250Y SLO=8LO 1.25X.25 UL (FOR 220-240Y OPERATION) FUSE 1.5A 250Y 8LO-8LO 1.25X.25 UL (FOR 110-120Y OPERATION) | 75915 71400 | MOX 1-1/2 |
| H2 05 M3 05 H4 03 | 510-0043 | 5 4 7 9 4 | 1 2 8 6 | PUBEMOLDER CAP EXTR PST; SAYONET; 20A RETAINER-RING E-R EXT ,141-IN-DIA STL SCREW-BPCL 6-32 ,468-IN-LG UNCT 100 INSULATOR-FLEBBHG NYLON INSULATOR-FLEBBHG NYLON | 28480 28480 28480 28480 28480 | 2110-0465 0510-0043 0570-1171 0340-0114 0340-0614 |
| H7 03 H8 30 H9 05 | 360-0040 360-1632 050-0791 590-0043 590-0127 | 2 0 6 2 3 | 1 3 4 1 5 | TERMINAL-BLOR LUG LK-MTG FOR-#1/4-BCR TERMINAL-BLOR LUG LK-MTG FOR-#3/8-BCR INBULATOR-X5TR NYLON NUT-MEX-OBL-CMAM 1/4-32-THD .375-IN-THK NUT-BKMET-U-TF 4-40-THO .25-WO 8TL | 28480 28480 28480 00000 28480 | 0360-0040 0360-1632 3050-0791 Droer by Oebcription 0590-0127 |
| H12 21 21 H13 21 H14 21 | 190-0007 190-0018 190-0019 190-0027 050-0055 | 25665 | 1 8 8 2 8 | WASHER-LK INTL T NO. 6 .141-IN-IO WASHER-LK HLCL NO. 6 .141-IN-IO WASHER-LK HLCL NO. 4 .115-IN-IO WASHER-LK INTL T 1/4 IN .255-IN-IO WASHER-PL MTLC NO. 8 .188-IN-IO | 28480 28480 28480 28480 28480 | 2190-0007 2190-0018 2190-0019 2190-0027 3050-0055 |
| H17 H18 H19 | 190-0102 190-0909 200-0123 200-0143 200-0171 | 8 36 04 | 1 2 4 3 2 | WASHER-LK INTL T 15/32 IN .472-IN-ID WASHER-LK INTL T NO. 6 .146-IN-IO SCREN-MACH 4-40 1.25-IN-LG PAN-MO-POZI SCREN-MACH 4-40 .375-IN-LG PAN-MO-POZI SCREN-MACH 4-40 .75-IN-LG 82 OEG | 26450 28480 00000 00000 | 2190-0102 2190-0909 ORDER SY GESCRIPTION ORDER SY GESCRIPTION ORDER SY GESCRIPTION |
| H22 H23 H24 | 260-0001 360-0115 360-0139 360-0190 360-0197 | 54252 | 11 35 4 6 | NUT-MEX-OSL-CHAM 4-40-THD .094-IN-THK SCREW-MACH 6-32 .312-IN-LG PAN-MO-POZI SCREW-MACH 6-32 .2-IN-LG PAN-MO-POZI SCREW-MACH 6-32 .188-IN-LG 100 DEG SCREW-MACH 6-32 .375-IN-LG PAN-MO-POZI | 28480 00000 00000 00000 | 2260=0001 ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION |
| H27 H28 H29 | 360-0201 360-0207 360-0209 420-0001 500-0003 | 95757 | 1 1 3 8 3 | SCREW-MACH 6-32 .5-IN-LG PAN-HO-PDZI SCREW-MACH 6-32 .875-IN-LG PAN-MO-PDZI SCREW-MACH 6-32 1-IN-LG PAN-MO-PDZI NUT-HEX-W/LKWR 6-32-THO .109-IN-THK NUT-HEX-DSL-CHAM 6-32-THD .047-IN-THK | 00000 00000 00000 00000 | ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION DROER BY DESCRIPTION |
| H32 25 H34 25 | 510-0101 510-0192 510-0193 580-0003 680-0172 | 7 6 7 5 1 | 3 8 14 3 4 | SCREW-MACH 8-32 .312-IN-LG PAN-MO-POZI SCREW-MACH 8-32 .275-IN-LG 100 OEG SCREW-MACH 8-32 .375-IN-LG PAN-MO-POZI NUT-HEX-W/LKHR 8-32-THO .125-IN-THK SCREW-MACH 10-32 .375-IN-LG 100 OEG | 00000 28480 28480 00000 28480 | OROER BY DESCRIPTION 2510-0192 2510-0193 Oroer By Description 2680-0172 |
| H37 H38 H39 30 | 950-0001 950-0054 050-0066 050-0235 050-0580 | 8 1 8 3 1 | 3 12 11 | NUT-MEX-OSL-CHAM 3/8-32-THO .094-IN-TMK NUT-MEX-OSL-CHAM 1/2-28-THO .125-IN-TMK WASHER-FL MTLC NO. 6 .147-IN-IO WASHER-FL MTLC NO. 4 .117-IN-IO WASHER-FL MTLC 10-MM-IO 16-MM-DO 8RS | 00000 00000 28450 25480 25480 | ORDER SY DESCRIPTION DROER SY DESCRIPTION 3050-0066 3050-0235 3050-0580 |
| H41 0: | 362-0227 | 1 | 4 | CONNECTOR-SGL CONT SKT 1.14-MM-88C-82 | 28450 | 0362-0227 |
| J2 J3 | 251-4470 250-0118 250-0118 250-0118 | 3 3 | 1 3 | CONNECTOR-AC PWR CEE-22 MALE REC-PLG CONNECTOR-RP BNC PEM BGL-HOLE-PR 50-OHM CONNECTOR-RP BNC PEM BGL-HOLE-PR 50-OHM CONNECTOR-RP BNC PEM BGL-HOLE-PR 50-OHM | 25480 28450 28480 28480 | 1251-4470 1250-0118 1250-0118 1250-0118 |
| MP1 14 MP2 50 MP3 55 MP4 50 | 400-0024 040-7201 020-5801 020-5802 020-8887 | 98456 | 2 4 1 1 | CLAMP-CASLE .25-0IA .5-WO NYL POOT(STANDARD) PRAME. PRONT, FULL PRAME, REAR SIDE STRUT 18* | 28480 28480 28480 28480 28480 | 1400-D024 5040-7201 5020-8801 5020-8802 5020-8887 |
| MP7 50 50 MP8 100 MP7 110 MP7 110 MP7 110 MP7 110 MP7 110 MP7 | 060-9835 060-9847 060-9876 400-0053 1350-00103 | 04945 | 1 2 2 | TOP COVER BOTTOM COVER SIDE COVER - WITH HANDLE CLAMP-CASLE 172-01A .375-W0 NYL DECK, MAIN | 28480 28450 25450 25460 25450 | 5060-9835 5060-9847 5060-9876 1400-0053 01350-00103 |

Table 6.2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|--|---|------------------|------------------|---|---|---|
| MP11 MP12 MP13 MP14 MP15 | 01350-00201 01350-00202 01350-00204 5001-0438 5040-T202 | 4 5 7 T | 1 2 1 | PANEL, FRONT PANEL, DRESS PANEL, REAR TRIM, SIDE TRIM, TOP | 28480 28480 28480 28480 28480 | 01350-00201 01350-00202 01350-00204 5001-0438 5040-7202 |
| MP16 MP1T MP18 MP19 MP20 | 5040-T219 5040-T220 5060-9804 5041-0235 1400-0090 | 3 6 9 | 4 2 1 1 | STRAP, MANDLE, CAP-PRONT STRAP, MANDLE, CAP-REAR HANDLE STRAP KEY CAP, SLANK FUSEHOLDER COMPONENT - NEOPRENE WASHER | 28480 28480 28480 28480 | \$040-7219 \$040-7220 \$060-9804 \$041-0235 1400-0090 |
| MP21 MP22 MP23 MP24 MP25 | 1400-0265 1400-0756 1490-0968 3160-0305 5040-0702 | 0 0 9 1 0 | 3 1 1 6 | CABLE TIE 1.TS=OIA .19=WO NYL MOUNT=CA TIE .19=DIA .3TS=HD NYL BUSMING=PNL .1A=ID .3=LG 1/4=32=THO FINGER GUARO INBULATOR1CONNECTOR | 28480 28480 28480 | 1400-0265 TC112 1490-0968 3160-0305 5040-0702 |
| MP26 MP2T | 01350-00105 01350-04702 | T 8 | 1 2 | OECK, POWER Spacer, transformer | 28480 28480 | 01350-00105 01350-04702 |
| 91 91 | 1854-0433 1854-0558 | 5 | 1 1 | TRANSISTOR NPN SI PDE90W FTE2MMZ Transistor npn Si Oarl PDE70W FTE1MMZ | 28480 28480 | 1854-0433 1854-0558 |
| R1 | 2100-2083 | 9 | 1 | RESISTOR-VAR CONTROL CCP 20K 20% LIN | 28480 | 2100-2083 |
| 81A 818 | 3101-2042 3101-2042 | 3 | 2 | BWITCH-BL OPDT BTD 2A 250VAC BLOR-LUG BWITCH-BL OPOT BTO 2A 250VAC BLOR-LUG (LINE SELECT SWITCH) | 59490 59490 | 3101-2042 |
| 82 | 3101-178T | 1 | 1 | SWITCH-SL OPDT SUSMIN .5A 125VAC/OC (LINE SYNCH SWITCH) | 28480 | 3101-1787 |
| T1 | 9100-4013 | 6 | 1 | TRANSFORMER-PDWER 100/120/220/240V | 28480 | 9100-4013 |
| T1P1 P1P2 T1P1E1 | 1251=353T 1251=353T 1251=30T3 | 8 8 T | 3 26 | CONNECTOR 10-PIN F POST TYPE CONNECTOR 10-PIN F POST TYPE CONTACT-CONN U/W-POST-TYPE FEM CRP | \$9490 \$9490 \$9490 | 1251-3537 1251-3537 1251-3073 |
| U <u>1</u> U 2 U 3 U 4 | 1826-0106 1826-0147 1826-0214 1826-0294 | 0 | 1 1 1 | IC T&15 V RGLTR TD-220 IC T&12 V RGLTR TO-220 IC V RGLTR TD-220 IC V RGLTR TO-220 | 04713 04713 04713 04713 | MCT81SCP MCT81SCP MCT91SCT MCT90SCT |
| W1 W 2 W2P1 W2P2 W2P2E1 | 8120-2061 01350-61601 1251-0512 1251-3537 1251-3073 | 6 3 8 7 | 1 1 1 3 | CABLE ABBY 18AWG 3-CNDCT BLK-JKT CABLE, POWER CONNECTOR S-PIN F PDBT TYPE CDNNECTOR 10-PIN F POBT TYPE CDNTACT-CDNN U/W-POBT-TYPE FEM CRP | 59480 59480 59480 59480 59480 | 8120-2061 01350-61601 1251-0512 1251-3537 1251-3073 |
| W3 W4 W5 W6 | 01350-61605 01350-61605 01350-61612 01350-61613 01350-61606 | 0 0 9 0 1 | 2 1 1 | CABLE, TRANS CONN CABLE, TRANS CONN CABLE ABSEMBLY CABLE ABSEMBLY CABLE, TRANS CONN | 28480 28480 28480 28480 | 01350-61605 01350-61605 01350-61612 01350-61613 01350-61613 |
| ₩8 ₩9 ₩10 | 01350-61610 01350-61608 01350-61609 | T 3 | 1 1 1 | CABLE ABBEMBLY, DUTPUT (Z) CABLE ABBEMBLY, DUTPUT (X) CABLE ABBEMBLY, DUTPUT (Y) | 28480 28480 28480 | 01350-61610 01350-61608 01350-61609 |
| xF1 | 2110-0470 | 5 | 1 | FUSEMOLDER SOOY EXTR PST; SAYDNET; THO | T5915 | 345003-010 |
| | 6040-0239 | | | MISCELLANEDUS PARTS LUSRICANT-GREASE SIL | 05820 | 150 |
| | | | | | | |
| | | | | | | |
| | | : | | | | |
| į | | | | | | |
| ļ | | | | | | |
| 1 | | ıl | | | 1 1 | |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|--|---|-----------------------|-------------------|---|---|--|
| A1 | 01350-66514 | ٥ | i | CONTROL BOARO ASSEMBLY | 58480 | 01350-66514 |
| A1C1 A1C2 A1C3 A1C4 A1C5 | 0160-2331 0160-2204 0160-2218 0160-2331 0160-2199 | 2002 N | 2 5 1 | CAPACITOR-FXO 8200PP +=1% 100VOC MICA CAPACITOR-FXD 100PP +=5% 300VOC MICA CAPACITOR-FXD 1000PP +=5% 300VOC MICA CAPACITOR-FXO 8200PP +=1% 100VOC MICA CAPACITOR-FXD 30PP +=5% 300VOC MICA | 25450 25450 25450 25450 | 0160-2331 0160-2204 0160-2218 0160-2331 0160-2199 |
| A1C6 A1C7 A1C8 A1C9 A1C10 | 0160-2201 0160-2201 0160-2204 0160-2201 0160-3768 | T T 07 3 | 8 | CAPACITOR-PXO 51PP +-5x 300VOC MICA CAPACITOR-FXO 51PP +-5x 300VOC MICA CAPACITOR-FXO 100PF +-5x 300VOC MICA CAPACITOR-FXO 51PF +-5x 300VOC MICA CAPACITOR-FXO 01UP +-10x 100VOC CER | 28480 28480 28480 28480 | 0160-2201 0160-2201 0160-2204 0160-2201 0160-3768 |
| A1C11 A1C12 A1C13 A1C14 A1C15 | 0160-2215 0160-2204 0160-2201 0160-2201 0160-2204 | 3 0 7 7 0 | 1 | CAPACITOR-FXO 750PF +-5X 300VOC MICA CAPACITOR-FXO 100PF +-5X 300VOC MICA CAPACITOR-FXO 51PF +-5X 300VOC MICA CAPACITOR-FXO 51PF +-5X 300VOC MICA CAPACITOR-FXO 100PF +-5X 300VOC MICA | 25450 25450 25450 25450 | 0100-2215 0160-2204 0160-2201 0160-2201 0160-2204 |
| A1C16 A1C17 A1C18 A1C19 A1C20 | 0160-2201 0160-2012 0160-2201 0160-2201 0160-2055 | T 8 T 7 9 | 1 33 | CAPACITOR-FXO SIPP +-5% 300VOC MICA CAPACITOR-FXO 330PF +-5% 300VOC MICA CAPACITOR-FXO SIPF +-5% 300VOC MICA CAPACITOR-FXO SIPF +-5% 300VOC MICA CAPACITOR-FXO 01UF +80-20% 100VDC CER | 28480 28480 28480 28480 28480 | 0160-2201 0160-2012 0160-2201 0160-2201 0160-2055 |
| A1C21 A1C22 A1C23 A1C24 A1C25 | 0160-2204 0140-0149 0160-2199 0160-2055 0160-2055 | 00800 | 1 | CAPACITOR=FX0 100FF +=5% 300V0C MICA CAPACITOR=FX0 4TOFF +=5% 300V0C MICA CAPACITOR=FX0 30FF +=5% 300V0C MICA CAPACITOR=FX0 01UF +80=20% 100V0C CER CAPACITOR=FX0 01UF +80=20% 100V0C CER | 28480 T2136 28480 28480 28480 | 0160-2204 0M15F4T1J0300WV1CR 0160-2199 0160-2055 0160-2055 |
| A1C26 A1C27 A1C28 A1C29 A1C30 - 33 | 0140-0202 0160-2199 0140-0202 0160-1714 0160-0423 | 2 2 7 3 | 2 1 4 | CAPACI7OR-PXO 15PP +-5% 500VDC MICA CAPACI7OR-FXO 30PP +-5% 300VOC MICA CAPACI7OR-FXO 15PF +-5% 500VOC MICA CAPACITOR-PXO 330UF+-10% 6VOC TA CAPACITOR-FXO 100UF+50-10% 25VOC AL | 72136 28480 72136 56289 28480 | OM15C150J0500HV1CR 0160=2199 OM15C150J0500HV1CR 150D337%9006#2 0180=0423 |
| A1C34 A1C35 A1C36 - 65 | 0160-2242 0140-0178 0160-2055 | 6 1 9 | 1 1 | CAPACITOR-FXD 2,4PF +-,25PF 500VOC CER CAPACITOR-FXO 560PF +-2X 300VOC MICA CAPACITOR-FXO ,01UF +80-20X 100VOC CER | 28480 T2136 28480 | 0160-2242 DM15F561G0300WV1CR 0160-2055 |
| A1CR1 | 1901-0179 | 7 | 1 | OIDDE-BHITCMING 15V SOMA TSOP8 00-T | 28480 | 1901-0179 |
| A1L1 | 9100-3139 | 5 | 1 | CDIL TSUH 15% SOX.8T5LG=NDM | 28480 | 9100-3139 |
| A101 | 1854-0404 | 0 | 1 | TRANSISTOR NPN SI 70-18 PD=360MH | 28480 | 1854-0404 |
| A1R1 A1R2 A1R3 A1R4 A1R5 | 0683-2725 0683-2725 0698-3158 0683-4715 0683-3915 | 88400 | 15 1 5 1 | RESISTOR 2.TK SX .25H FC 7C=-400/+700 RESISTOR 2.7K 5x .25H PC TC=-400/+700 RESISTOR 23.TK ix .125H F TC=0++100 RESISTOR 4TO 5x .25H FC TC=-400/+600 RESISTOR 390 5x .25H FC TC=-400/+600 | 01121 01121 24546 01121 01121 | C82725 C82725 C4-1/8-70-2372-F C84715 C83915 |
| AiRé AiRT AiRS AiR9 AiR10 | 0684+2711 0757-0449 0683-2725 0683-2725 | 4 6 8 3 8 | 2 1 11 | RESISTOR 270 10% 25% FC TC==400/+600 RESISTOR 20% 1% 125% F 7C=0+=100 RESISTOR 2.7% 5% 25% FC TC==400/+700 RESISTOR 2.7% 5% 25% FC TC==400/+700 RESISTOR 2.7% 5% 25% FC TC==400/+700 | 01121 24546 01121 01121 01121 | C82711 C4-1/8-70-2002-F C82725 C82225 C82725 |
| A1R11 A1R12 A1R13 A1R14 A1R15 | 063-225 063-225 063-2725 063-4715 063-2725 | 3 8 0 8 | | REBISTOR 2.2K SX ,25W FC TC==400/+T00 RESISTOR 2.2K SX ,25W FC TC==400/+T00 RESISTOR 2.TK SX ,25W FC TC==400/+600 RESISTOR 4T0 SX ,25W FC TC==400/+T00 RESISTOR 2.TK 5X ,25W FC TC==400/+T00 | 01121 01121 01121 01121 | C62225 C62225 C62725 C64715 C62725 |
| A1R16 A1R1T A1R18 A1R19 A1R20 | 0683-2225 0683-2725 0683-2225 0683-4715 0683-4715 | 3 8 3 0 0 | | RESISTOR 2.2K S% 25H FC TC=-400/+700 RESISTOR 2.TK 5% 25H FC TC=-400/+700 RESISTOR 2.2K 5% 25H FC TC=-400/+000 RESISTOR 4T0 5% 25H FC TC=-400/+600 RESISTOR 4T0 5% 25H FC TC=-400/+600 | 01:21 01:21 01:21 01:21 01:21 | C62225 C62725 C62225 C64715 C64715 |
| A1R21 A1R22 A1R23 A1R24 A1R25 | 0151-0442 0683-2725 0683-2225 0683-2725 0683-2225 | 9 8 3 8 3 | 2 | RESISTOR 10K 1% .125M F TC=0+-100 RESISTOR 2.TK 5% .25M FC TC=-400/+T00 RESISTOR 2.2K 5% .25M FC TC=-400/+T00 RESISTOR 2.TK 5% .25M FC TC=-400/+700 RESISTOR 2.2K 5% .25M FC TC=-400/+T00 | 24546 01121 01121 01121 01121 | C4-1/8-70-1002-F C82725 C82225 C82725 C82725 |
| A1R26 A1R2T A1R28 A1R28 A1R30 | 0757-0401 0663-2725 0663-2225 0664-2711 0663-2725 | 08348 | 2 | RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 2.TK 5% .25W FC TC=-400/+700 RESISTOR 2.2K 5% .25W FC TC=-400/+700 RESISTOR 2TO 10% .25W FC TC=-400/+600 RESISTOR 2.TK 5% .25W FC TC=-400/+700 | 24546 01121 01121 01121 01121 | C4-1/8-70-101=F' C62725 C62225 C62711 C62725 |
| | | | | | | |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|---|--|-----------------------|--------------------|---|--|--|
| A1R31 A1R32 A1R33 A1R35 A1R36 | 0683-2225 0757-0280 0757-0401 0683-4715 0757-0280 | 3 0 0 3 | 5 | RESISTOR 2.2K 5x .25W FC TC=-400/+700 RESISTOR 1K 1X .125W F TC=0+-100 RESISTOR 100 1X .125W F TC=0+-100 RESISTOR 470 5X .25W FC TC=-400/+600 RESISTOR 1K 1X .125W F TC=0+-100 | 01121 24546 24546 01121 24546 | C82225 C4-1/8-T0-1001-F C4-1/8-T0-101-F C84715 C4-1/8-T0-1001-F |
| A1R37 A1R38 A1R39 A1R40 A1R41 | 2100-3853 2100-3853 0757-0280 0757-0442 0757-0280 | 7 7 3 9 3 | 2 | RESISTOR-TRMR SOK 10% C TOP-ADJ 1-TRN RESISTOR-TRMR SOK 10% C TOP-ADJ 1-TRN RESISTOR 1K 1% _125W F TC=0+=100 RESISTOR 10K 1% _125W F TC=0+=100 RESISTOR 1K 1% _125W F TC=0+=100 | 28480 28480 24546 24546 24546 | 2100-3883 2100-3853 C4-1/8-70-1001-F C4-1/8-70-1002-F C4-1/8-70-1001-F |
| A1R42 A1R43 A1R44 A1R45 A1R46 | 0757-0278 0757-0416 0757-0408 0683-2725 0683-2225 | 9 7 7 8 3 | 1 1 1 | RESISTOR 1.78K 1% .125W F TC=0+=100 RESISTOR 511 1% .125W F TC=0+=100 RESISTOR 243 1% .125W F TC=0+=100 RESISTOR 2.7K 5% .85W FC TC==400/+700 RESISTOR 2.2K 5% .85W FC TC==400/+700 | 24546 24546 24546 01121 01121 | C4-1/8-70-1781-F C4-1/8-70-511R-F C4-1/8-70-243R-F C82785 C82225 |
| A1847 A1848 A1849 A1850 A1851 | 0757-0250 0757-0438 0757-1000 0698-5418 0683-2725 | 3 7 3 8 | 1 1 1 | RESISTOR 1K 1K 1.125W F TC=0+=100 RESISTOR 5.11K 1X .185W F TC=0+=100 RESISTOR 51.1 1X .5W F TC=0+=100 RESISTOR 50 .1X .25W F TC=0+=50 RESISTOR 2.7K 5X .25W FC TC==400/+700 | 24546 24546 28480 28480 01121 | C4=1/8=T0=1001=F C4=1/8=T0=5111=F 0757=1000 0698=5418 C82725 |
| A1R52 A1R53 A1R54 A1R55 A1R56 | 0683-2725 0683-2785 0683-2225 2100-0558 0757-0462 | 5 5 93 | 1 1 | RESISTOR 2.7K 5% .25W FC TC==400/+700 RESISTOR 2.7K 5% .25W FC TC=-400/+700 RESISTOR 2.K 5% .25W FC TC=-400/+700 RESISTOR-TRMR 20K 10% C TOP-ADJ 1-TRN RESISTOR 75K 1% .125W F TC=0+=100 | 01121 01121 01121 28480 24546 | C82785 C82725 C82225 2100-0558 C4-1/8-70-7502-F |
| A1R57 | 2100-3210 | 6 | 1 | RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN | 28480 | 2100-3810 |
| A101 A102 A103 A104 A105 | 3101-1341 1520-0653 1520-0686 1520-1077 1520-0693 1520-0693 | 3 69488 | 1 2 1 7 | SWITCH-SL SPOT SUBMIN "SA 125VAC/DC IC INV TTL 8 MEX 1-INP IC GATE TTL 8 AND 7PL 3-INP IC MUXR/DATA-SEL TTL 8 2-TD-1-LINE GUAD IC FF TTL 8 D-TYPE POB-EDGE-TRIG IC FF TTL 8 D-TYPE POB-EDGE-TRIG | 28480 01295 01295 01295 01295 01295 | 3101-1341 8N74804N 8N74811N 8N748157N 8N74874N 8N74874N |
| A1U6 A1U7 A1U8 A1U9 A1U10 | 1520-1322 1520-0686 1520-0693 1520-1449 1520-1112 | 29 5 4 5 | 3 2 4 | IC GATE TIL 8 NDR GUAD 2-INP IC GATE TIL 8 AND TPL 3-INP IC FF TIL 8 D-TYPE PD8-EDGE-7RIG IC GATE TIL 8 DR GUAD 2-INP IC FF 7TL L8 D-TYPE PD8-EDGE-TRIG | 01295 01895 01895 01895 01295 | 8N74802N 8N74811N 8N74874N 8N74832N 8N74L874N |
| A1U11 A1U12 A1U13 A1U14 A1U15 | 1820-0688 1820-0681 1820-1423 1820-1322 1820-0693 | 1 4 4 2 5 | 1 3 2 | IC GATE TIL S NAND DUAL 4-INP IC GATE TIL 8 NAND GUAD 2-INP IC MY TIL L8 MONDSTAL RETRIG DUAL IC GATE TIL 8 NOR GUAD 2-INP IC FF TIL 8 D-TYPE PO8-EDGE-TRIG | 01895 01295 01295 01295 01295 | SN74880N SN7480N SN74L812SN SN74802N SN74874N |
| A1U16 A1U17 A1U18 A1U19 A1U20 | 1820-1208 1820-1367 1820-0681 1820-1212 1880-1197 | 3 5 4 9 9 | 2 2 1 1 | IC GATE TTL LB OR GUAD 2-INP IC GATE TTL B AND GUAD 2-INP IC GATE TTL B NAND GUAD 2-INP IC FF TTL LB J-K NEG-EDGE-TRIG IC GATE TTL LS NAND GUAD 2-INP | 01295 01295 01295 01295 01295 | 8N74L838N 8N74808N 8N74800N 8N74L8118N 8N74L800N |
| A1U21 A1U22 A1U23 A1U24 A1U25 | 1820-1367 1820-0685 1820-1453 1820-0693 1880-1196 | 5 6 6 5 | 1 1 4 | IC GATE TIL 8 AND GUAD 2-INP IC GATE TIL 8 NAND TPL 3-INP IC CNTR TIL 8 BIN 8YNCHRD PO8-EDGE-TRIG IC FF 77L 8 D-TYPE PD8-EDGE-TRIG IC FF 77L L8 D-TYPE PD8-EDGE-TRIG CDM | 01295 01295 01295 01295 01295 | 8N74808N 8N74810N 8N748145N 8N74874N 8N74L8174N |
| A1U26 A1U27 A1U85 A1U29 A1U30 | 1520-0511 1520-0511 1520-0511 1520-1251 1520-1216 | 9 9 2 3 | 3 1 1 | IC GATE TIL AND GUAD 2-INP IC GATE TIL AND GUAD 8-INP IC GATE TIL AND GUAD 2-INP IC DCDR TIL L8 2-TD-4-LINE DUAL 2-INP IC DCDR TIL L8 3-TD-8-LINE 3-INP | 01295 01295 01895 01295 01295 | 8N7405N 8N7405N 8N7405N 8N74L8139N 8N74L8138N |
| A1U31 A1U32 A1U33 A1U34 A1U35 | 1820-1801 1820-1196 1820-1470 1820-1206 1820-1449 | 6 5 1 1 | 2 2 2 | IC GATE 7TL LS AND GUAD 2-INP IC FF ITL LS D-TYPE PDS-EDGE-TRIG CDM IC MUXF/DATA-BEL ITL LS 2-TO-1-LINE GUAD IC GATE 7TL LS NDR TPL 3-INP IC GATE 7TL S DR GUAD 2-INP | 01295 01295 01295 01295 01895 | 8N74L808N 8N74L8174N 8N74L8157N 8N74L887N 8N74B38N |
| A1U36 A1U37 A1U38 A1U39 A1U40 | 1520-1207 1520-1196 1580-1470 1520-1202 1520-0693 | 2 5 1 7 5 | 3 | IC GATE TIL L8 NAND 8-INP IC FF TIL L8 D-TYPE PD8-EDGE-TRIG CDM IC MUXF/DATA-BEL TIL L8 2-TO-1-LINE GUAD IC GATE TIL L8 NAND 7PL 3-INP IC FF 7TL 8 D-TYPE PD8-EDGE-7RIG | 01295 01295 01295 01295 01295 | 8N74L830N 8N74L8174N 8N74L8157N 8N74L810N 8N74B74N |
| A1U41 A1U42 A1U43 A1U46 A1U45 | 1580-1144 1520-1112 1520-1112 1520-1206 1580-1322 | 6 8 8 1 2 | 3 | IC GATE TTL LS NDR GUAD 2-INP IC FF TTL L8 D-TYPE PD8-EDGE-TRIG IC FF TTL L8 D-TYPE PD8-EDGE-TRIG IC GATE TTL L8 NDR TPL 3-INP IC GATE TTL 8 NDR GUAD 2-INP | 01295 01295 01295 01295 01295 | 8N74L802N 8N74L574N 8N74L574N 8N74L887N 8N74802N |
| A1U46 A1U47 A1U48 A1U49 A1U50 | 1820-1202 1820-1144 1820-0681 1820-1440 1820-1202 | 7 6 4 5 7 | 1 | IC GATE TIL LB NAND TPL 3-INP IC GATE TIL LB NOR GUAD 2-INP IC GATE TIL S NAND GUAD 2-INP IC LCH TIL LB GUAD IC GATE TIL LB NAND TPL 3-INP | 01295 01295 01295 01295 01295 | 8 N74L810N 8 N74L802N 8 N74800N 8 N74L8879N 8 N74L810N |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|--|--|------------------|------------------|--|---|---|
| A1U51 A1U53 A1U54 A1U55 A1U60 | 1820-1144 1820-1201 1820-1208 1820-1203 1820-0683 | 6 3 8 | 1 | IC GATE TTL LS NOR QUAD 2=INF IC GATE TTL LS AND QUAD 2=INP IC GATE TTL LS OR QUAD 2=INP IC GATE TTL LS AND TPL 3=INP IC FF TTL S 0=TYPE POS=EDGE=TRIG | 01295 01295 01295 01295 01295 | SN74LSO2N SN74LSOSN SN74LSOSN SN74LSIIN SN74S74N |
| A1 ^U 01 A1U02 A1U03 A1U04 A1U05 | 1820=1112 1826=0188 1820=1196 1820=1423 1826=0081 | 8 8 4 0 | 1 | IC FF TTL L8 Q-TYPE POS-EQGE-TRIG IC CONV 8-8-Q/A 16-0IP-C IC FF TTL L8 D-TYPE POS-EQGE-TRIG COM IC MV TTL L8 MONGSTSL RETRIG QUAL IC QP AMP NS TO-99 | 01295 04713 01295 01295 27014 | 8NT4L874N MC1400L=8 8N74L8114N 8NT4L8123N LM318H |
| į | | | | A1 MISCELLANEOUS PARTS | | |
| | 0360-1653 0360-1768 1205-0235 | 5 T 0 | 11 4 1 | CONNECTOR-SGL CONT PIN .045-IN-88C-82 8G CONNECTOR-SGL CONT PIN .045-IN-88C-82 8G MEAT SINK 8GL TO-18-C8 | 25450 25450 25450 | 0360+1653 0360+1788 1205+0235 |
| A2 | 01350-66505 | 9 | 1 | INTERCONNECTION SOARO ASSEMBLY | 26480 | 01350~66505 |
| A2XA1P1 A2XA3P1 A2XA4P1 A2XA4P2 A2XA5P1 | 1251=5088 1251=5088 1251=5087 1251=5087 1251=1886 | 8 7 7 6 | 2 2 1 | CONNECTOR-PC EOGE 50-CONT/ROW 2-ROW8 CONNECTOR-PC EOGE 50-CONT/ROW 2-ROW8 CONNECTOR-PC EOGE 40-CONT/ROW 2-ROW8 CONNECTOR-PC EOGE 40-CONT/ROW 2-ROW8 CONNECTOR-PC EOGE 15-CONT/ROW 2-ROW8 | 25450 25450 25450 25450 | 1251-5088 1251-5088 1251-5087 1251-5087 1251-1886 |
| A3 | 52101-66504 | 4 | 1 | I/O SOARO ASSEMBLY | 28480 | 52101-66504 |
| A3C1 A3C2 A3C3 A3C4 A3C5 | 0160-3443 0160-2201 0140-0220 0160-2201 0160-2201 | 1 4 4 7 7 | 27 7 1 | CAPACITOR-PXO .1UF +80-20X 50VQC CER CAPACITOR-PXO 51PF +-5X 300VQC MICA CAPACITOR-PXO 200PF +=1X 300VQC MICA CAPACITOR-PXO 51PF +-5X 300VQC MICA CAPACITOR-PXO 51PF +-5X 300VQC MICA | 28480 28480 72136 28480 28480 | 0160-3443 0160-2201 0M15F201F0300WVICR 0160-2201 0160-2201 |
| A3C6 A3C7 A3C8 A3C9 A3C10 | 0160-2201 0160-2201 0160-2201 0160-2201 0160-3443 | 7 7 7 7 | | CAPACITOR-FXO 51PF +-5X 300VOC MICA CAPACITOR-FXO 51PF +-5X 300VOC MICA CAPACITOR-FXO 51PF +-5X 300VOC MICA CAPACITOR-FXO 51FF +-5X 300VOC MICA CAPACITOR-FXO 51FF +-5X 300VOC MICA CAPACITOR-FXO 51VF +80-20X 50VOC CER | 28480 28480 28480 28480 28480 | 0160-2201 0160-2201 0160-2201 0160-2201 0160-3443 |
| A3C11 A3C12 A3C13 A3C14 A3C15 | 0160=3443 0160=3443 0180=0161 0180=0161 0160-3768. | 1 6 6 3 | 3 1 | CAPACITOR-PXO .1UF +80-20% 50VGC CER CAPACITOR-PXO .1UF +80-20% 50VGC CER CAPACITOR-PXO 3.3UF+-10% 35VGC TA CAPACITOR-PXO 3.3UF+-10% 35VGC TA CAPACITOR-PXO .01UF +-10% 100VDC CER | 28480 28480 28480 28480 28480 | 0160-3443 0160-3443 0180-0161 0180-0161 0160-3768 |
| A3C16 A3C17 A3C18 A3C19 | 0160=219T 0180=0161 0180=0228 0160=3443 | 0 6 6 1 | 1 2 | CAPACITOR-FXD 10PF +-5% 300VOC MICA CAPACITOR-FXO 3.3UF+-10% 35VOC TA CAPACITOR-FXO 22UF+-10% 15VOC TA CAPACITOR-FXO .1UF +80-20% 50VDC CER | 28480 28480 56289 28480 | 0160-2197 0180-0161 1500226x901582 0160-3443 |
| A3C20 A3C21 A3C22 | 0180-0228 0180-1714 0180-1714 | 611 | 2 | CAPACITOR-FXO 22UF+=10% 15VOC TA CAPACITOR-FXO 330UF+=10% 6VOC TA CAPACITOR-FXO 330UF+=10% 6VOC TA | 56289 56289 56289 | 1500226x901582 1500337x900682 1500337x900682 |
| A3C23- A3C44 A3C45 A3C46 | 0160-3443 0160-0153 0160-2204 | 1 4 0 | 1 | CAPACITOR-FXO .1UF +80-20% 50VDC CER CAPAITOR-FXD 1000PF +-10% 200VDC POLYE CAPACITOR-FXO 100PF +-5% 300VDC MICA | 28480 28480 28480 | 0160-3443 0160-0153 0160-2204 |
| A3CR1 A3CR2 A3CR3 | 1901-0040 1901-0040 1901-0040 | 1 1 1 | 3 | OIDGE-SWITCHING 30V 50MA 2NS OD-35 DIDDE-SWITCHING 30V 50MA 2NS OD-35 DIDDE-SWITCHING 30V 50MA 2NS OD-35 | 25450 25450 25450 | 1901-0040 1901-0040 1901-0040 |
| A3M1 A3H2 A3M3 A3M4 A3M5 | 0380=0643 1251=0218 2190=0016 2190=0108 2360=0113 | 36342 | 2 4 2 4 | STANOOFF-HEX ,255-IN-LG 6-32THO LOCK-8USMIN O CONN MABMER-LK INTL T 3/8 IN ,37T-IN-IO WASHER-LK HLCL NO. 4 ,115-IN-ID SCREW-MACH 6-32 ,25-IN-LG PAN-HO-POZI | 00000 25450 25450 00000 | ORDER BY DESCRIFTION 1251-0218 2190-0016 2190-0108 Order By Descriftion |
| A3H6 A3HT | 2420-0002 2950-0001 | 6 6 | 2 4 | NUT-MEX-OSL-CHAM 6-32-TMO ,109-IN-THK NUT-HEX-OSL-CHAM 3/8-32-TMO ,094-IN-THK | 28480 | 2420-0002 Drder by descriftion |
| A3J1 A3J2 A3J3 A3J4 | 1251=3263 1251=0064 1250=0063 1250=0063 | 1 0 1 | 1 1 4 | CONNECTOR 24-PIN F MICRORISSON CONNECTOR 25-PIN F O SERIES CONNECTOR-FF SNC FEM SGL-MOLE-FR 50-OHM CONNECTOR-FF SNC FEM SGL-MOLE-FR 50-OHM CONNECTOR-FF SNC FEM SGL-MOLE-FR 50-OHM | 28450 28450 26450 26480 25480 | 1251-3283 1251-0064 1250-0083 1250-0083 1250-0083 |
| A3J5 A3J6 | 1250=0083 1250=0083 | 1 | | CONNECTOR-RF BNC FEM SGL-MOLE-FR 50-0MM | 28480 | 1250-0083 |
| A3L1 | *100+313* | 5 | 1 | COIL TSUH 15% .SOX.8TSLG=NDM | 28480 | 9100-3139 |
| A3MP1 | 52101-00302 | 2 | 1 | GGOR, FC SDARG | 28480 | 52101+00302 |
| A3Q; A3Q2 A3Q3 | 1854-0071 1854-0071 1854-0071 | TT | 3 | TRÂNSISTOR NPN 61 POW300MW PTW200MMZ TRÂNSISTOR NPN 51 POW300MW PTW200MMZ TRÂNSISTOR NPN 61 POW300MW PTW200MMZ | 28480 28480 | 1854-0071 1854-0071 1854-0071 |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | пο | Qty | Description | Mfr Code | Mfr Part Number |
|---|---|-----------------------|-----------------------|--|---|---|
| A3R1 A3R2 A3R3 A3R4 A3R5 | 0683-6815 0683-4715 0683-4715 0683-4715 0683-4715 | 50000 | 1 5 | RESISTOR 680 5% .25W FC TC==400/+600 RESISTOR 470 5% .25W FC TC==400/+600 | 01121 01121 01121 01121 01121 | C84815 C84715 C84715 C84715 C84715 |
| A3R6 A3R7 A3R8 A3R9 A3R10 | 0683=2225 0683=2725 0683=2725 0683=2225 0683=2725 | 8 3 8 3 8 | 10 8 | RESISTOR 2.2K 5% .25W FC TC==400/+700 RESISTOR 2.7K 5% .25W FC TC==400/+700 RESISTOR 2.7K 5% .25W FC TC==400/+700 RESISTOR 2.2K 5% .25W FC TC==400/+700 RESISTOR 2.7K 5% .25W FC TC==400/+700 | 01121 01121 01121 01121 | CB2225 CB2725 C82725 C82225 C82225 C82725 |
| A3R11 A3R12 A3R13 A3R14 A3R15 | 0683-2225 0683-2725 0683-2225 0684-4731 0684-1811 | 3 2 3 | 3 3 | RESISTOR 2.2K 5% .25W FC TC==400/+700 RESISTOR 2.7K 5% .25W FC TC==400/+700 RESISTOR 2.2K 5% .25W FC TC==400/+700 RESISTOR 47K 10% .25W FC TC==400/+800 RESISTOR 180 10% .25W FC TC==400/+600 | 01121 01121 01121 01121 | C82225 C82725 C82225 C84731 C81811 |
| A3R16 A3R17 A3R18 A3R19 A3R20 | 0684-4731 0684-1811 0683-2725 0683-2225 0683-2725 | 3 8 3 | | RESISTOR 47K 10% ,25W FC TC==400/+800 RESISTOR 180 10% ,25W FC TC==400/+600 RESISTOR 2,7K 5% ,25W FC TC==400/+700 RESISTOR 2,2K 5% ,25W FC TC==400/+700 RESISTOR 2,7K 5% ,25W FC TC==400/+700 | 01121 01121 01121 01121 | C8473I C81811 C82725 C82725 C82725 |
| A3R21 A3R22 A3R23 A3R24 A3R25 | 0683m2225 0684=1001 0684=1001 0684=1001 0684=1001 | 3 3 3 3 | 10 | RESISTOR 2.2K 5% .25W FC TC==400/+700 RESISTOR 10 10% .25W FC TC==400/+500 | 01121 01121 01121 01121 01121 | C82225 C81001 C81001 C81001 |
| A3R26 A3R27 A3R28 A3R29 A3R30 | 0684=1001 0684=1001 0684=1001 0683=4715 0684=1021 | 3 3 0 7 | 3 | RESISTOR 10 10% .25W FC TC==400/+500 RESISTOR 10 10% .25W FC TC==400/+500 RESISTOR 10 10% .25W FC TC==400/+500 RESISTOR 470 5% .25W FC TC==400/+600 RESISTOR 1K 10% .25W FC TC==400/+600 | 01121 01121 01121 01121 01121 | C81001 C81001 C84715 C81021 |
| A3R31 A3R32 A3R33 A3R34 A3R34 | 0684-1021 0684-1001 0683-1045 0683-1045 0684-1011 | 7 3 3 5 | 4 2 | RESISTOR 1K 10% ,25W FC TC==400/+600 RESISTOR 10 10% ,25W FC TC==400/+500 RESISTOR 100K 5% ,25W FC TC==400/+800 RESISTOR 100K 5% ,25W FC TC==400/+500 RESISTOR 100 10% ,25W FC TC==400/+500 | 01121 01121 01121 01121 | C81021 C81001 C81045 C81045 C81011 |
| A3R36 A3R37 A3R38 A3R39 A3R40 | 0684=4731 0684=1811 0684=4721 0684=4721 0684=4721 | 3 0 0 0 | a | RESISTOR 47K 10% ,25W FC TC=-400/+800 RESISTOR 180 10% ,25W FC TC=-400/+600 RESISTOR 4.7K 10% ,25W FC TC=-400/+700 RESISTOR 4.7K 10% ,25W FC TC=-400/+700 RESISTOR 4.7K 10% ,25W FC TC=-400/+700 | 01121 01121 01121 01121 | C84731 C81811 C84721 C84721 C84721 |
| A3R41 A3R42 A3R43 A3R44 A3R45 | 0684-4721 0684-1021 2100-3214 0683-1045 0683-1045 | 0 7 0 3 3 | 1 | RESISTOR 4.7K 10% .25W FC TC=-400/+700 RESISTOR 1K 10% .25W FC TC=-400/+600 RESISTOR=TRMR 100K 10% C TOP=A0J 1=TRN RESISTOR 100K 5% .25W FC TC=-400/+800 RESISTOR 100K 5% .25W FC TC=-400/+800 | 01121 01121 28480 01121 01121 | C84721 C81021 2100-3214 C81045 C81045 |
| A3R46 A3R47 A3R48 A3R49 A3R50 | 0684-1001 0683-2225 0683-2225 0684-1031 0684-1001 | 3 3 9 3 | ı | RESISTOR 10 10% .25W FC TC==400/+500 RESISTOR 2.2K 5% .25W FC TC==400/+700 RESISTOR 2.2K 5% .25W FC TC==400/+700 RESISTOR 10K 10% .25W FC TC==400/+700 RESISTOR 10 10% .25W FC TC==400/+500 | 01121 01121 01121 01121 | C81001 C82225 C82225 C81031 C81001 |
| A3R51 A3R52 A3R53 A3R54 A3R55 | 0683-2725 0683-2225 0684-1011 0683-2725 0683-2225 | 5 5 8 3 | ĺ | RESISTOR 2.7K 5% .25W FC TC=-400/+700 RESISTOR 100 10% .25W FC TC=-400/+500 RESISTOR 100 10% .25W FC TC=400/+700 RESISTOR 2.7K 5% .25W FC TC=400/+700 RESISTOR 2.2K 5% .25W FC TC=400/+700 | 01121 01121 01121 01121 01121 | C82725 C82225 CB1011 CB2725 CB2225 |
| 4385 4385 | 3101-2159 3101-2159 | 3 | 5 | 8WITCH-8L 5-1A DIP-8LIDE-A88Y .1A 50VDC 8WITCH-8L 5-1A DIP-8LIDE-A88Y .1A 50VDC | 28480 28480 | 3101=2159 3101=2159 |
| A3U1 A3U2 A3U4 A3U5 | 1820=1112 1820=1689 1820=1689 1820=1689 1820=1689 | 8 4 4 4 4 | 11 4 | IC FF TTL LB 0-TYPE PD8-EDGE-TRIG IC UART TTL QUAD IC UART TTL GUAD IC UART TTL QUAD IC UART TTL QUAD | 01295 04713 04713 04713 04713 | 8N 7al 87aN MC3446P MC3446P MC3446P MC3446P |
| A3UA A3U7 A3U8 A3U9 A3U10 | 1820-1199 1816-1120 1820-1112 1820-1201 1820-1199 | 1 9 8 6 1 | 3 1 5 | IC INV TTL LS HEX 1-INP IC TTL 8 1K ROM 50-NS O-C IC FF TTL LS D-TYPE PDS-EDGE-TRIG IC GATE TTL LS AND GUAD 2-INP IC INV TTL LS HEX 1-INP | 01295 18324 01295 01295 01295 | SN 74LSO AN NS2S126F PROGRAMMED SN 74LS7 AN SN 74LS0 AN SN 74LS0 AN |
| A3U12 A3U13 A3U14 A3U15 A3U16 | 1820-0706 1820-1207 1820-1216 1820-1203 1820-1197 | 4 2 3 8 9 | 1 2 1 3 2 | IC COMPTR TTL MAGTO S-BIT IC GATE T7L LS NAND S-INP IC OCOR T7L LS 3-TD-S-LINE 3-INP IC GATE TTL LS AND TPL 3-INP IC GATE TTL LS NAND GUAD 2-INP | 07263 01295 01295 01295 01295 | 9324PC 8N74L830N 8N74L8138N 8N74L811N 8N74L800N |
| A3U17 A3U18 A3U19 A3U20 A3U21 | 1820-1112 1820-1144 1820-1202 1820-1281 1820-1195 | 8 6 7 2 7 | 3 1 1 2 | IC FF TTL L8 0-TYPE POS-EDGE-TRIG IC GATE TTL L8 NDR GUAD 2-INP IC GATE TTL L8 NAND TPL 3-INP IC CCOR TTL L8 2-TD-4-LINE DUAL 2-INP IC FF TTL L8 0-TYPE PDS-EDGE-TRIG CDM | 01295 01295 01295 01295 01295 | 8N74L874N 8N74L802N 8N74L810N 8N74L8139N 8N74L8175N |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|---|---|-----------------------|--------|---|---|---|
| A3U22 A3U23 A3U24 A3U25 A3U26 | 1820-1201 1820-1112 1820-1208 1820-1196 1820-1201 | 6 5 5 6 | 3 7 | IC GATE TTL LS AND GUAD 2-INP IC FF TTL LS D-TYPE PDS-EDGE-TRIG IC GATE TTL LS DR GUAD 2-INP IC FF TTL LS D-TYPE PDS-EDGE-TRIG CDM IC GATE TTL LS AND GUAD 2-INP | 01295 01295 01295 01295 01292 | 8N74L802N 8N74L274N 8N74L832N 8N74L8174N 8N74L818N |
| A3U27 A3U28 A3U29 A3U30 A3U31 | 1820-1208 1820-1195 1820-1112 1820-1203 1820-0693 | 3 7 8 6 | 1 | IC GATE TTL LS OR GUAD 2-INP IC FF TTL LS D-TYPE PDS-EDGE-TRIG CDM IC FF TTL LS D-TYPE PDS-EDGE-TRIG IC GATE TTL LS AND TPL 3-INP IC FF TTL 2 D-TYPE PDS-EDGE-TRIG | 01295 01295 01292 01295 01292 | 8N74L232N 8N74L2172N 2N74L274N 8N74L271N 2N74874N |
| A3U32 A3U33 A3U34 A3U32 A3U36 | 1520-1196 1620-1112 1520-1244 1520-1112 1520-1144 | 5 7 5 6 | i | IC FF TTL LB D-TYPE PDS-EDGE-TRIG COM IC FF TTL LB D-TYPE PDB-EDGE-TRIG IC MUXPDATA-BEL TTL LB 4-TD-I-LINE DUAL IC FF TTL LB D-TYPE PDB-EDGE-TRIG IC GATE TTL L2 NDR GUAD 2-INP | 01295 01295 01292 01292 01292 | 8 N74 L 8 1 7 4 N 8 N7 4 L 8 7 4 N 8 N7 4 L 2 1 2 3 N 8 N7 4 L 2 7 4 N 8 N7 4 L 8 0 2 N |
| A3U37 A3U38 A3U39 A3U40 A3U41 | 1520-1199 1520-1205 1520-1300 1520-1300 1520-1300 | 3 6 6 | 4 | IC INV TTL LS HEX 1-INP IC GATE TTL LS DR GUAD 2-INP IC SHF-RGTR T7L LS R-S PRL-IN PRL-DUT IC SHF-RGTR T7L LS R-S PRL-IN PRL-DUT IC SHF-RGTR TTL LS R-S PRL-IN PRL-DUT | 01292 01295 01295 01295 01295 | 8N74L804N 8N74L832N 2N74L2195AN 8N74L2195AN 8N74L2195AN |
| A3U42 A3U43 A3U44 A3U45 A3U46 | 1820-1300 1820-1112 1820-1441 1820-1441 1820-1441 | 68666 | 10 | IC SHF-RGTR 7TL LS R-S PRL-IN PRL-DUT IC FF TIL LS D-TYPE PDS-EGGE-TRIG IC ADDR TIL LS SIN FULL ADDR 4-SIT IC ADDR T7L LS SIN FULL ADDR 4-SIT IC ADDR T7L LS SIN FULL ADDR 4-SIT IC ADDR T1L LS SIN FULL ADDR 4-SIT | 01292 01295 01295 01295 01295 | 2N74L2192AN 8N74L874N 2N74L2283N 8N74L2283N 8N74L2283N |
| A3U47 A3U4B A3U49 A3U50 A3U51 | 1820=1441 1820=1441 1820=1441 1820=1201 1820=1441 | 6 6 6 6 | | IC ADDR TTL LS SIN FULL ADDR 4-SIT IC ADDR TTL LS SIN FULL ADDR 4-SIT IC ADDR TTL LS SIN FULL ADDR 4-SIT IC GATE TTL LS AND GUAD 2-INP IC ADDR TTL LS SIN FULL ADDR 4-SIT | 01295 01295 01295 01292 01293 | 8N74L883N 8N74L2283N 8N74L2283N 8N74L808N 2N74L808N |
| A3U52 A3U53 A3U54 A3U55 A3U56 | 1820-1441 1820-1441 1820-1441 1820-1196 1820-1444 | 6 6 8 9 | . 2 | IC ADDR TTL LB SIN FULL ADDR 4-SIT IC ADDR TTL LB SIN FULL ADDR 4-SIT IC ADDR TTL LB SIN FULL ADDR 4-SIT IC FF TTL LB D-TYPE PDS-EDGE-TRIG CDM IC MUXR/DATA-BEL TTL LB 2-TD-1-LINE GUAD | 01292 01295 01295 01295 01295 | 2N74L2883N BN74L8283N BN74L8283N BN74L8174N BN74L8298N |
| A3U57 A3U58 A3U29 A3U60 A3U61 | 1620=1144 1520=1204 1520=1435 1620=1435 1520=1435 | 6 9 1 1 | 1 3 | IC GATE T7L L8 NDR GUAD 2-INP IC GATE T7L L8 NAND DUAL 4-INP IC MUXR/DA7A-8EL T7L L8 2-TD-1-LINE GUAD IC MUXR/DA7A-8EL T7L L8 2-TD-1-LINE GUAD IC MUXR/DA7A-8EL T7L L8 2-TD-1-LINE GUAD | 01292 01292 01292 01295 01295 | 8N74L20&N BN74L220N BN74L227AN BN74L8287AN BN74L8287AN |
| A3U62 A3U63 A3U64 A3U65 A3U66 | 1620-1444 1820-1196 1620-1207 1620-1112 1820-1307 | 9 8 2 8 3 | ı | IC MUXR/DATA-SEL TTL LS 2-TD-1-LINE GUAD IC FF TTL LS D-TYPE PDS-EDGE-TRIG CDM IC GATE TTL LS NAND 8-INP IC FF TTL LS D-TYPE PDS-EDGE-TRIG IC SCHMITT-TRIG TTL S NAND GUAD 2-INP | 01292 01295 01292 01295 01292 | 8N74L8292N 8N74L8174N 8N74L236N 8N74L274N 8N748132N |
| A3U6T A3U6B A3U69 A3UTO A3U71 | 1620-1196 1520-1112 1520-1201 1520-1196 1520-1196 | 5 6 5 5 | | IC FF TTL LB D-TYPE PD8-EDGE-TRIG CDM IC FF TTL LB D-TYPE PD8-EDGE-TRIG IC GATE TTL LB AND GUAD 2-INP IC FF TTL L2 D-TYPE PD8-EDGE-TRIG COM IC FF TTL L8 D-TYPE PD8-EDGE-TRIG CDM | 01292 01295 01292 01295 01295 | 8N74L81T4N 8N74L874N 8N74L802N 8N74L8174N BN74L8174N |
| A3UT2 A3U73 A3U74 A3U75 A3U76 | 1820-1197 1820-1416 1820-1074 1820-1074 1820-1112 | 9 5 1 1 8 | 1 2 | IC GATE 7TL LB NAND GUAD 2-INP IC SCHMITT-TRIG TTL LB INV HEX 1-INP IC DRVR 7TL NDR GUAD 2-INP IC DRVR 77L NDR GUAD 2-INP IC FF TTL LB D-TYPE PDB-EDGE-TRIG | 01295 01295 01295 01292 01295 | 2N74L200N 8NT4L814N 2N74128N 2NT4128N 8N74L8T4N |
| A3UTT A3U78 A3U79 A3U80 A3U81 | 1820-1423 1820-1423 1820-1203 1810-0076 1810-0076 | 4 5 0 | 2 | IC MY T7L LS MONDSTSL RETRIG DUAL IC MY T7L LS MONDSTSL RETRIG DUAL IC GATE T7L LS AND TPL 3-INP NE7MDRK-RES 9-8IP1.8K DMM X S NE7MDRK-RES 9-8IP1.8K DMM X S | 01292 01292 01292 28480 28480 | 8N74L2123N 8N74L8123N 8N74L811N 1810-0076 1810-0076 |
| A3VR ₁ | 1902-3149 | 9 | 1 | DIDDE_2NR 9.09V 2x DD=7 PD#,4H TC#+.057% | 28450 | 1902-3149 |
| A4 A4C1 | 01320-66511 | 5 | 2 | DISPLAY SDARD ASSEMBLY CAPACITOR-FXD 15UF+-10X 20VDC 7A | 28450 56259 | 01350-66511 120D156X902082 |
| A4C2 A4C3 A4C4 A4C5 | 0160-2035 0160-2025 0160-2055 0160-2055 | 9 9 9 | 58 | CAPACITOR=FXD .01UF +80=20X 100VDC CER CAPACITOR=FXD .01UF +80=20X 100VDC CER CAPACITOR=FXD .01UF +80=20X 100VDC CER CAPACITOR=FXD .01UF +80=20X 100VDC CER | 28480 28480 28480 | 0160-2025 0160-2022 0160-2022 0160-2025 |
| A4C6 A4C7 A4C8 A4C9 A4C10 | 0160-2052 0160-2055 0160-2055 0160-2055 0160-2055 | 999 | | CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER CAPACITOR-FXD .01UF +80-20% 100VDC CER | 28480 28480 28480 28480 | 0160-2052 0160-2052 0160-2022 0160-2025 0160-2025 |
| | | | | | | |

Table 6-2. Replaceable Parts (Cont'd)

| | Number | D | Qty | Description | Mfr Code | Mfr Part Number |
|---|---|-----------------------|---------------------|--|---|---|
| A4C11 A4C12 A4C13 A4C14 A4C15 | 0121-0046 0121-0046 0160-2055 0180-0423 0160-3443 | 2 9 3 1 | 4 5 19 | CAPACITOR-V TRMR-CER 9-35PF 200V PC-MTG CAPACITOR-V TRMR-CER 9-35PF 200V FC-MTG CAFACITOR-FX0 0.01UF +80-20X 100VDC CER CAPACITOR-FX0 100UF+50-10X 25VDC AL CAFACITOR-FX0 .1UF +80-20X 50VDC CER | 52763 52763 28480 28480 28480 | 304322 9/35PF N650 304322 9/35FF N650 0160-2055 0160-0423 0160-3443 |
| A4C16 A4C17 A4C18 A4C19 A4C20 | 0140-3443 0140-0144 0140-0145 0160-3443 0160-3443 | 1 1 1 1 1 1 | 5 | CAPACITOR=FXO .1UF +80=20X 50VOC CER CAFACITOR=FXD 110FF +=5X 300VOC MICA CAPACITOR=FXD 22FF +=5X 500VOC MICA CAPACITOR=FXD .1UF +80=20X 50VDC CER CAPACITOR=FXO .1UF +80=20X 50VDC CER | 28480 72136 72136 28480 28480 | 0160-3443 DM15F111J0300WY1CR DM15C220J0500WY1CR 0160-3443 0160-3443 |
| #4C25 #4C23 #4C24 #4C24 | 0160=3443 0160=2209 0140=0220 0160=3443 0180=1746 | 1 5 4 1 5 | 2 | CAPACITOR-FXO .1UF +80-20X 50VDC CER CAPACITOR-FXO 360FF +-5X 300VDC MICA CAPACITOR-FXO 200FF +-1X 300VDC MICA CAPACITOR-FXO .1UF +80-20X 50VDC CER CAPACITOR-FXO 15UF+=10X 20VDC TA | 28480 28480 72136 28480 56289 | 0160-3443 0160-2209 DM15F201F0300WV1CR 0160-3443 1500156X4020B2 |
| A4C26 A4C27 A4C28 A4C29 A4C20 | 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 | 9999 | | CAPACITOR-FXD .01UF +80-20X 100VOC CER CAFACITOR-FXD .01UF +80-20X 100VDC CER CAPACITOR-FXD .01UF +80-20X 100VDC CER CAFACITOR-FXD .01UF +80-20X 100VDC CER CAFACITOR-FXD .01UF +80-20X 100VDC CER | 28480 28480 28480 28480 28480 | 0160=2055 0160=2055 0160=2055 0160=2055 0160=2055 |
| A4C31 A4C32 A4C33 A4C34 A4C35 | 0160-2055 0160-2055 0160-2055 0160-2055 0121-0046 | 0000 | | CAPACITOR-FXD .01UF +80=20X 100VDC CER CAPACITOR-FXD .01UF +80=20X 100VDC CER CAPACITOR-FXO .01UF +80=20X 100VDC CER CAPACITOR-FXD .01UF +80=20X 100VDC CER CAPACITOR-V TRMR-CER 9-35PF 200V FC-MTG | 28480 28480 28480 28480 52763 | 0140=2055 0140=2055 0140=2055 0140=2055 304322 9/35FF N650 |
| A4C36 A4C37 A4C38 A4C39 A4C40 | 0121-0046 0160-2055 0180-0423 0160-3443 0160-3443 | 2 9 3 1 1 | | CAFACITOR-V TRMR-CER 9-35PF 200V PC-MTG CAPACITOR-FXO 011F +80-20X 100VDC CER CAPACITOR-FXO 100UF+S0-10X 25VDC CER CAPACITOR-FXO 11F +80-20X 50VDC CER CAPACITOR-FXO 1UF +80-20X 50VDC CER | 52763 28480 28480 28480 28480 | 304322 9/35PF N650 0160-2055 0160-0423 0160-3443 0160-3443 |
| A4C43 A4C43 A4C42 A4C41 | 0140-0194 0140-0145 0160-3443 0160-3443 0160-3443 | 1 1 1 1 | | CAPACITOR-FXO 110PF +=5X 300VOC MICA CAFACITOR-FXD 22PF +=5X 500VOC MICA CAFACITOR-FXO .1UF +80-20X 50VOC CER CAPACITOR-FXO .1UF +80-20X 50VDC CER CAPACITOR-FXO .1UF +80-20X 50VDC CER | 72136 72136 28480 28480 28480 | DM15F111J0300WV1CR DM15C220J0500WV1CR 0160-3443 0160-3443 |
| A 4C 46 A 4C 47 A 4C 48 A 4C 49 A 4C 50 | 0160-2209 0140-0220 0160-3443 0160-2055 0180-0423 | 5 4 1 9 3 | | CAFACITOR-FXO 360FF +=5X 300VOC MICA CAPACITOR-FXO 200FF +=1X 300VOC MICA CAPACITOR-FXD ,1UF +80-20X 50VDC CER CAPACITOR-FXD ,01UF +80-20X 100VDC CER CAPACITOR-FXD 100UF+50=10X 25VDC AL | 28480 72136 28480 28480 28480 | 0160-2209 DM15F201F0300WV1CR 0160-3443 0160-2055 0180-0423 |
| A4C51 A4C52 A4C53 A4C54 A4C55 | 0160-2055 0180-0423 0160-0938 0140-0197 0140-0197 | 9 3 3 4 | 1 4 | GAPACITOR-FXD 01UF +80-20X 100VDC CER CAPACITOR-FXO 100UF+50=10X 25VDC AL CAPACITOR-FXD 1000PF +-5X 100VDC MICA CAPACITOR-FXD 180PF +-5X 300VDC MICA CAPACITOR-FXD 180PF +-5X 300VDC MICA | 28480 28480 28480 72136 72136 | 0160-2055 0180-0423 0160-0423 0M15F181J0300W1CR 0M15F181J0300W1CR |
| 44C56 A4C57 A4C58 A4C59 A4C60 A4C60 | 0140-0197 0140-0197 0180-0424 0180-2500 | 4 4 1 1 | 1 1 | CAPACITOR-FXO 180PF +-5X 300VOC MICA CAPACITOR-FXO 180PF +-5X 300VOC MICA CAPACITOR-FXO 470UF+100-10X 25VDC AL CAPACITOR-FXD 1500UF+50-10X 16VDC AL | 72136 72136 28480 37942 | OM15F181J0300WV1CR DM15F181J0300WV1CR 0180=0224 TT152U016G1C3F |
| A4C91 A4C92 A4C93 A4C94 A4C95 | 0160-3443 0140-0202 0160-2055 0160-2055 | 1200 | 4 | CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO 1UF +80-20X 50VOC CER CAPACITOR-FXO 15PF +-5X 500VOC MICA CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO .01UF +80-20X 100VOC CER | 28480 72136 28480 28480 28480 | 0160-2055 0160-3443 0M15C150J0500 HV1CR 0160-2055 0160-2055 |
| A4C9A A4C97 A4C98 A4C99 A4C100 | 0160-2055 0160-2055 0160-3443 0160-3443 0160-3443 | 9 9 1 1 1 | | CAPACITOR-FXD .01UF +80=20X 100VDC CER CAPACITOR-FXD .01UF +80=20X 100VDC CER CAPACITOR-FXD .1UF +80=20X 50VDC CER CAPACITOR-FXD .1UF +80=20X 50VDC CER CAPACITOR-FXD .1UF +80=20X 50VDC CER | 28480 28480 28480 28480 28480 | 0160-2055 0160-2055 0160-3443 0160-3443 0160-3443 |
| A4C101 A4C102 A4C103 A4C104 A4C105 | 0140-0202 0160-3443 0160-3443 0160-2150 0160-2150 | 2 1 1 5 5 | 2 | CAPACITOR-FXD 15PF +=5% 500VDC MICA CAPACITOR-FXD 1UF +80-20% 50VDC CER CAPACITOR-FXD 1UF +80-20% 50VDC CER CAPACITOR-FXD 33PF +=5% 300VDC MICA CAPACITOR-FXD 33PF +=5% 300VDC MICA | 72136 28480 28480 28480 28480 | OMISCISOJOSOONVICR 0160-3443 0160-3443 0160-2150 0160-2150 |
| A4C106 A4C107 A4C108 A4C109 A4C110 | 0140-0192 0160-3070 0160-3443 0140-0199 0160-0423 | 0 1 6 3 | 1 1 2 | CAPACITOR=FXD 68FF +=5X 300VDC MICA GAPACITOR=FXD 100FF +=5X 300VDC MICA GAPACITOR=FXD 11UF +80=20X 50VDC CER CAPACITOR=FXD 240PF +=5X 300VDC MICA GAPACITOR=FXD 100UF+50=10X 25VOC AL | 72136 28480 28480 72136 28480 | DM15E480J0300WV1CR 0180-3070 0180-3443 DM15F241J0300WV1CR 0180-0423 |
| A4C111 A4C112 A4C113 | 0140-0199 0140-0202 0140-0202 | 2 2 | | CAPACITOR-FXD 240PF +-5% 300VOC MICA CAFACITOR-FXO 15FF +-5% 500VOC MICA CAPACITOR-FXO 15FF +-5% 500VOC MICA | 72136 72136 72136 | DM15F241J0300#V1CR DM15C150J0500#V1CR DM15C150J0500#V1CR |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|--|--|-----------------------|------------------------|--|--|--|
| AGCR1 AGCR7 AGCR3 AGCR0 AGCR5 | 1901-0179 1901-0179 1901-0179 1901-0179 1901-0179 | 7 7 7 7 | 20 | OIODE-BWI7CHING 15V 50HA 750PS 00-7 OIODE-BWI7CHING 15V 50MA 750PS 00-7 OIODE-BWI7CHING 15V 50MA 750PS 00-7 OIODE-BWI7CHING 15V 50MA 750PS 00-7 OIODE-BWI7CHING 15V 50MA 750PS 00-7 | 28480 28480 28480 28480 28480 | 1901-0179 1901-0179 1901-0179 1901-0179 1901-0179 |
| A4CR6 A4CR7 A4CR8 A4CR9 A4CR10 | 1901-0179 1901-0179 1901-0179 1901-0179 1901-0179 | 7 7 7 7 | | CIDDE-SWITCHING 15V 50MA 750P8 CC-7 CIDDE-SWITCHING 15V 50MA 750P8 CD-7 CIDDE-SWITCHING 15V 50MA 750P8 CD-7 CIDDE-SWITCHING 15V 50MA 750P8 CD-7 CIDDE-SWITCHING 15V 50MA 750P8 CD-7 | 28480 28480 28480 28480 28480 | 1901-0179 1901-0179 1901-0179 1901-0179 1901-0179 |
| A4CR11 A4CR12 A4CR13 A4CR14 A4CR15 | 1901-0047 1901-0179 1901-0179 1901-0179 1901-0179 | 8 7 7 7 | 2 | OIODE-SWITCHING 20V 75MA 10N8 OIODE-SWITCHING 15V 50MA 750P8 00-7 OIODE-SWITCHING 15V 50MA 750P8 00-7 OIODE-SWITCHING 15V 50MA 750P3 00-7 OIODE-SWITCHING 15V 50MA 750P3 00-7 | 28480 28480 28480 28480 28480 | 1901-0047 1901-0179 1901-0179 1901-0179 1901-0179 |
| A4CR16 A4CR17 A4CR18 A4CR19 A4CR20 | 1901-0179 1901-0179 1901-0179 1901-0179 1901-0179 | 7 7 7 7 | | OLODE-SWITCHING 15V 50MA 750P8 CO-7 OLODE-SWITCHING 15V 50MA 750P8 CO-7 OLODE-SWITCHING 15V 50MA 750P8 CO-7 OLODE-SWITCHING 15V 50MA 750P3 CO-7 DLODE-SWITCHING 15V 50MA 750P3 CO-7 | 25480 25480 25480 25480 25480 | 1901-0179 1901-0179 1901-0179 1901-0179 1901-0179 |
| A4CR21 A4CR22 A4CR23 A4CR24 A4CR25 | 1901-0179 1901-0047 1901-0040 1901-0040 1901-0040 | 7 8 1 1 | 5 | OIDDE-SWITCHING 15V 50MA 750PS 00-7 OIDDE-SWITCHING 20V 75MA 10NS OIDDE-SWITCHING 30V 50MA 2NS 00-35 OIDDE-SWITCHING 30V 50MA 2NS 00-35 OIDDE-SWITCHING 30V 50MA 2NS 00-35 | 28480 28480 28480 28480 28480 | 1901=0179 1901=0047 1901=0040 1901=0040 1901=0040 |
| A4CR26 A4CR27 | 1901-0040 1901-0040 | 1 1 | | OIODE-8WI7CHING 30V 50MA 2N8 DD-35 DIODE-8WITCHING 30V 50MA 2N8 DD-35 | 28480 28480 | 1901-0040 1901-0040 |
| A4E1 A4E2 A4E3 A4E4 A4E5 | 0360-1653 0360-1653 0360-1653 0360-1653 0360-1653 | 55555 | 6 | CONNECTOR-BGL CONT PIN .045-IN-BSC-8Z 8G CONNECTOR-8GL CONT PIN .045-IN-83C-8Z 3G CONNECTOR-8GL CONT PIN .045-IN-83C-8Z 8G CONNECTOR-8GL CONT PIN .045-IN-88C-8Z 3G CONNECTOR-8GL CONT PIN .045-IN-88C-8Z 8G | 28480 28480 28480 28480 28480 | 0360-1653 0360-1653 0360-1653 0360-1653 0360-1653 |
| A4E6 | 0360-1653 | 5 | | CONNECTOR-SGL CONT PIN ,045-IN-85C-8Z SG | 28480 | 0360=1653 |
| A4J5 A4J4 A4J5 | 1251-4335 1251-4335 1251-3192 | 6 1 | 4 1 | CONNECTOR 8-PIN M POST TYPE CONNECTOR 8-PIN M POST TYPE CONNECTOR 3-PIN M POST TYPE | 28480 28480 28480 | 1251-4335 1251-4335 1251-3192 |
| A4L1 A4L2 A4L3 A4L4 A4L5 A4MP1 | 9100-3139 9100-3139 9100-3139 9170-0029 9170-0029 1205-0213 | 5 5 5 3 4 | 3 2 2 | COIL 75UH 15% _50%,875LG=NOM COIL 75UH 15% _50%,875LG=NOM COIL 75UH 15% _50%,875LO=NOH CORE=8H1ELOING 8EAO CORE=8MIELDING 8EAO HEAT SINK SEL TO-5/TO-39-CS | 26480 26480 26480 26480 28480 28480 | 9100-3139 9100-3139 9100-3139 9170-0029 9170-0029 1205-0213 |
| A4940 | 1853-0036 | 2 | 40 | TRANSISTOR PNP 81 POR3104W F7E250MHZ | 26480 | 1853-0036 |
| A4R1 A4R2 A4R3 A4R4 A4R5 | 0699-0001 0757-0284 2100-3212 0757-0408 0698-6612 | 2 7 8 7 1 | 4 2 2 2 10 | RESISTOR 2,7 10% ,5W CC 7C=0+412 RESISTOR 150 1% ,125W F TC=0+=100 RESISTOR-TRWR 200 10% C TOP-ADJ 1-TRN RESISTOR 243 1% ,125W F TC=0+=100 RESISTOR 2K ,1% ,125W F 7C=0+=50 | 01121 24546 25480 24546 25480 | E8270; C4=1/8=T0=151=F 2100=3212 C4=1/8=T0=243R=F 0698=6612 |
| A4R6 A4R7 A4R8 A4R9 A4R10 | 0757-0401 0698-6996 0698-6996 0698-6612 0757-0401 | 0 4 4 1 0 | 35 | RESISTOR 100 1% .125W F 7C=0+=100 RESISTOR 200 .1% .125W F 7C=0+=50 RESISTOR 200 .1% .125W F 7C=0+=50 RESISTOR 2K .1% .125W F 7C=0+=100 RESISTOR 100 1% .125W F 7C=0+=100 | 26480 26480 26480 26480 | C4-1/8-T0-101-F 06-88-6996 06-98-6996 06-98-6612 C4-1/8-T0-101-F |
| A4R11 A4R12 A4R13 A4R14 A4R15 | 0698=6989 0698=696 0698=6612 0757=0401 0698=6989 | 5 4 1 0 5 | 16 | RESISTOR 400 .1x ,125W F 7C=0+=50 RESISTOR 200 .1x .125W F 7C=0+=50 RESISTOR 2K .1x .125W F 7C=0+=50 RESISTOR 100 1x .125W F 7C=0+=100 RESISTOR 400 .1x .125W F 7C=0+=50 | 28480 28480 28480 28480 | 0693-6939 0693-6996 0698-6612 C4-1/8-70-101-F 0698-6989 |
| A4R16 A4R17 A4R18 A4R19 A4R20 | 0698-6996 0698-6612 0757-0401 0698-6989 0698-6996 | 4 1 0 5 4 | | RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR 2K .1% .125W F TC=0+=50 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 RESISTOR 200 .1% .125W F TC=0+=50 | 28480 28480 24546 28480 28480 | 0698-6996 0698-6612 C4-1/8-70-101-F 0698-6989 0698-6989 |
| A4R21 A4R22 A4R23 A4R24 A4R25 | 0698-6612 0757-0401 0698-6989 0698-6996 2100-0568 | 1 0 5 4 1 | 10 | RESISTOR 2K .1% .125W F TC=0+=50 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR=7RMR 100 10% C TOP=AOJ 1=7RN | 28480 24546 28480 28480 | 0698-6612 C4-1/8-70-101=F 0698-6989 0698-6996 2100-0568 |
| A4R26 A4R27 A4R28 A4R29 A4R30 | 0698-0083 0757-0401 0698-6989 0698-6996 2100-0568 | 5 4 1 | 10 | RESISTOR 1.96K 1% 125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR=TRMR 100 10% C TOP=ADJ 1=TRN | 24546 24546 28480 28480 | C4-1/8-70-1961-F C4-1/8-70-101-F 0698-6989 0698-6996 2100-0568 |
| | | | | | | |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C | Qty | Description | Mfr Code | Mfr Part Number |
|--|---|-----------------------|--------------------------------|---|---|--|
| A4R31 A4R32 A4R33 A4R34 A4R34 | 0698-0083 0757-0401 0698-6989 0698-6996 2100-0568 | 8 0 5 4 1 | | RESISTOR 1.96K 1% .125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR=TRMR 100 10% C TOP=ADJ 1=TRN | 24546 24546 26450 28480 26460 | C4-1/8-T0-1961-F C4-1/8-T0-101-F 0698-6989 2100-0568 |
| 4R36 4R37 4R39 4R39 4R40 | 0695-0083 0757-0401 0695-6989 0698-6996 2100-0565 | 50541 | | RESISTOR 1.96K 1% .125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR=TRMR 100 10% C TOP=ADJ 1=TRN | 24546 24546 28480 28480 28480 | C4-1/8-TU-1961-F C4-1/8-TU-101-F 0698-6989 0698-6996 2100-0568 |
| 4R41 4R42 4R43 4R44 4R45 | 0695-0053 0757-0401 0698-6959 0698-6996 2100-0565 | 5 0 5 4 1 | | REGISTOR 1.96K 1% .125W F TC=0+-100 REGISTOR 100 1% .125W F TC=0+-100 REGISTOR 400 .1% .125W F TC=0+-50 REGISTOR 200 .1% .125W F TC=0+-50 REGISTOR-TRMR 100 10% C TOP-A0J 1-TRN | 24546 24546 28480 28480 28480 | C4-1/8-T0-1961-F C4-1/8-T0-101-F 0648-6984 0648-6946 2100-0568 |
| 4R 46 4R 47 4R 45 4R 49 4R 50 | 0698-0053 0757-0401 0698-6996 0757-0421 0757-0435 | 60440 | 2 2 | RESISTOR 1.94K 1% .125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR 825 1% .125W F TC=0+=100 RESISTOR 3.92K 1% .125W F TC=0+=100 | 24546 24546 28480 24546 24546 | C4-1/8-TQ-1961-F C4-1/8-TQ-101-F 0695-6996 C4-1/8-TQ-325R-F C4-1/8-TQ-3921-F |
| 4R51 4R52 4R53 4R54 4R55 | 0757-0280 0757-0429 0757-0274 0757-0416 0757-0175 | 3 2 5 7 6 | 4 2 6 2 | RESISTOR 1K 1% 125M F TC=0+-100 RESISTOR 1,52K 1% ,125M F TC=0+-100 RESISTOR 1,21K 1% ,125M F TC=0+-100 RESISTOR 511 1% ,125M F TC=0+-100 RESISTOR 100 1% ,25M F TC=0+-100 | 24546 24546 24546 24546 24546 | C4-1/8-T0-1001-F C4-1/8-T0-1821-F C4-1/8-T0-1213-F C4-1/8-T0-5118-F C5-1/4-T0-5101-F |
| #R56 #R57 4R58 4R59 4R60 | 0698=3440 075T=0460 075T=0416 075T=0445 075T=0416 | 11 21 | 5 5 5 | RESISTOR 196 1% .125W F TC=0+=100 RESISTOR 61.9K 1% .125W F TC=0+=100 RESISTOR 511 1% .125W F TC=0+=100 RESISTOR 13K 1% .125W F TC=0+=100 RESISTOR 511 1% .125W F TC=0+=100 | 24546 24546 24546 24546 24546 | C4-1/8-T0-196R-F C4-1/8-T0-6192-F C4-1/8-T0-511R-F C4-1/8-T0-1302-F C4-1/8-T0-511R-F |
| 14R61 14R62 14R63 14R64 14R65 | 0757=0413 0698=5418 0699=0001 0757=0284 2100=3212 | 4 3 2 7 5 | 2 | RESISTOR 392 1% ,125W F TC=0+=100 RESISTOR 50 ,1% ,125W F TC=0+=50 RESISTOR 25T 10% ,5W CC TC=0+412 RESISTOR 150 1% ,125W F TC=0++100 RESISTOR 75T 10% ,125W F TC=0+100 RESISTOR=TRMR 200 10% C TOP=A0J 1=TRN | 24546 28480 01121 24546 28480 | C4-1/8-T0-392R-F 0698-5418 E82781 C4-1/8-T0-151-F 2100-3212 |
| 14R66 14R67 14R65 14R69 14RT0 | 0757=0408 0695=6612 0757=0401 0698=6996 0695=6996 | T 1 0 4 4 | | RESISTOR 243 1% .125W F TC=0+=100 RESISTOR 2K .1% .125W F TC=0+=50 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR 200 .1% .125W F TC=0+=50 | 24546 28480 24546 28480 28450 | C4-1/8-T0-243R-F 0698-6612 C4-1/8-T0-101-F 0698-6996 |
| 14RT: Aurtz Aurts Aurts | 0698-6612 0757-0401 0698-6989 0698-6996 0698-6612 | 1 0 5 4 1 | | RESISTOR 2K .1% .125W F TC=0+=50 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR 2K .1% .125W F TC=0+=50 | 28480 28480 28480 | 0695-6612 C4=1/8=70=101=F 0698-6989 0698-6996 0698-6612 |
| ART6 ART7 ART8 ART9 ARS0 | 0757=0401 0695=6989 0695=6996 0698=6612 0757=0401 | 0 5 4 1 | | REGISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR 2K .1% .125W F TC=0+=50 RESISTOR 100 1% .125W F TC=0+=100 | 24546 28480 28480 28480 24546 | C4-1/8-T0-101-F 0498-4989 0498-4996 0498-6412 C4-1/8-T0-101-F |
| 44851 44852 44853 44864 4485 | 0695-6989 0695-6996 0695-6612 0757-0401 0698-6989 | 5 4 1 0 5 | | RESISTOR 400 .1% .125W F TC=0+=50 RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR 2K .1% .125W F TC=0+=50 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 | 28480 28480 28480 24546 28480 | 0698-6989 0698-6996 0698-6612 C4-1/8-T0-101-F 0698-6989 |
| A4R56 A4R57 A4R65 A4R84 A4R90 | 0695=6996 2100=0565 0698=0083 0757=0401 0698=6989 | 4 1 8 0 5 | | RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR-TRMR 100 10% C TOP=ADJ 1=TRN RESISTOR 1.96K 1% .125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 | 28480 25454 25450 25450 | 0698-6996 2100-0568 C4-1/8-70-1961-F C4-1/8-70-101-F 0698-6989 |
| 4891 44892 44893 44894 44895 | 0698-6996 2100-0565 0698-0083 0757-0401 0698-6989 | 1 5 0 5 | | REGISTOR 200 .1% .125W F TC=0+=50 REGISTOR 1 TRN 100 10% C TOP=ADJ 1=TRN REGISTOR 1.96K 1% .125W F TC=0+=100 REGISTOR 100 1% .125W F TC=0+=100 REGISTOR 400 .1% .125W F TC=0+=50 | 28450 28450 24546 24546 | 0698-6996 2100-0568 C4-1/8-T0-1961-F C4-1/8-T0-101-F 0698-6989 |
| 14896 14897 14895 14899 | 0698-6996 2100-0565 0695-0083 0757-0401 0698-6989 | 4 1 8 0 5 | | RESISTOR 200 .1% .125W F TC=0+=50 RESISTOR -TRMR 100 10% C TOP=ADJ 1=TRN RESISTOR 1.96K 1% .125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 400 .1% .125W F TC=0+=50 | 28480 24546 24546 | 0698-6996 2100-0568 C4-1/8-T0-1961-F C4-1/8-T0-101-F 0698-6989 |
| 148101 148102 148103 148104 148105 | 0695-6996 2100-0565 0698-0083 0757-0401 0698-6989 | 41805 | | RESISTOR 200 .1% .125W F TC=0+-50 RESISTOR-TRMR 100 10% C TOP-ADJ 1=TRN RESISTOR 1.96K 1% .125W F TC=0+-100 RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 400 .1% .125W F TC=0+-50 | 28480 28480 24546 24546 28480 | 0698-6996 2100-0568 C4-1/8-70-1961-F C4-1/8-70-101-F 0698-6989 |

Table 6-2. Replaceable Parts (Cont'd)

| Reference | HP Part Number | C | Qty | Description | Mfr Code | Mfr Part Number |
|--|---|---------------------------------|--------------|---|--|---|
| Designation A4R106 A4R107 A4R108 A4R109 A4R110 | 0698-6996 2100-0568 0698-0083 0757-0401 0698-6996 | 41804 | • | RESISTOR 200 .1% .125W F 7C=0+-50 RESISTOR-7RMR 100 10% C 70P=A0J 1-7RN RESISTOR 1.96K 1% .125W F 7C=0+-100 RESISTOR 100 1% .125W F 7C=0+-100 RESISTOR 200 .1% .125W F 7C=0+-50 | 28480 28480 24546 24546 28480 | 0698-6996 2100-0568 C4-1/8-T0-1961-F C4-1/8-T0-101-F 0698-6996 |
| A4R111 A4R112 A4R113 A4R114 A4R115 | 0757-0421 0757-0435 0757-0280 0757-0429 0757-0274 | 4 0 3 2 5 | i | RESISTOR 825 1% ,125W F 7C=0+=100 RESISTOR 3,92K 1% ,125W F 7C=0+=100 RESISTOR 1K 1% ,125W F TC=0+=100 RESISTOR 1,82K 1% ,125W F TC=0+=100 RESISTOR 1,82K 1% ,125W F TC=0+=100 | 24546 24546 24546 24546 24546 | C4-1/8-T0-825R-F C4-1/8-T0-3921-F C4-1/8-T0-1001-F C4-1/8-T0-1821-F C4-1/8-T0-1213-F |
| A4R116 A4R117 A4R118 A4R119 A4R120 | 0757-0416 0757-0178 0698-3440 0757-0460 0757-0416 | 7 8 7 1 7 | | RESISTOR 511 1% .125W F TC=0+=100 RESISTOR 100 1% .25W F 7C=0+=100 RESISTOR 196 1% .125W F TC=0+=100 RESISTOR 61.9K 1% .125W F TC=0+=100 RESISTOR 511 1% .125W F TC=0+=100 | 24546 24546 24546 24546 24546 | C4-1/8-T0-511R-F C5-1/4-T0-101-F C4-1/8-T0-196R-F C4-1/8-70-6492-F C4-1/8-70-511R-F |
| A4R121 A4R122 A4R123 A4R124 A4R125 A4R126 A4R127 A4R128 A4R129 A4R130 A4R131 | 0757-0445 0757-0416 0757-0413 0698-5418 0699-0001 0699-0001 0757-0389 0698-3432 0757-0389 | 27 43 22 37 37 0 | 2 2 | RESISTOR 13K 1x .125W F TC=0+=100 RESISTOR 511 1x .125W F TC=0+=100 RESISTOR 392 1x .125W F TC=0+=100 RESISTOR 392 1x .125W F TC=0+=50 RESISTOR 2.7 10X .5W CC TC=0+412 RESISTOR 2.7 10X .5W CC TC=0+412 RESISTOR 33.2 1x .125W F TC=0+=100 RESISTOR 30.2 1x .125W F TC=0+=100 RESISTOR 30.1 1x .125W F TC=0+=100 RESISTOR 30.1 1x .125W F TC=0+=100 | 24546 24546 24546 24546 36480 01121 01121 24546 03688 24546 | C4=1/8=70=1302=F C4=1/8=70=511R=F C4=1/8=70=392R=F 0490=9418 E827G1 C4=1/8=70=33R2=F PMES9=1/8=70=33R2=F PMES9=1/8=70=33R2=F PMES9=1/8=70=33R2=F PMES9=1/8=70=101=F C4=1/8=70=101=F |
| A4R132 A4R133 A4R134 A4R135 A4R136 | 0757-0401 0757-0401 0757-0401 0757-0401 0757-0401 | 00000 | | RESISTOR 100 1% .125W F 7C=0+=100 RESISTOR 100 1% .125W F 7C=0+=100 RESISTOR 100 1% .125W F 7C=0+=100 RESISTOR 100 1% .125W F TC=0+=100 RESISTOR 100 1% .125W F TC=0+=100 | 24546 24546 24546 24546 24546 | C4-1/8-T0-101-F C4-1/8-T0-101-F C4-1/8-T0-101-F C4-1/8-T0-101-F C4-1/8-T0-101-F |
| A4R137 A4R138 A4R139 A4R140 A4R141 | 0757-0401 0757-0401 0757-0401 0757-0401 0757-0401 | 00000 | (| RESISTOR 100 1% .125W F 7C=0+-100 RESISTOR 100 1% .125W F TC=0+-100 | 24546 24546 24546 24546 24546 | C4-1/8-T0-101-F C4-1/8-T0-101-F C4-1/8-T0-101-F C4-1/8-T0-101-F C4-1/8-T0-101-F |
| A4R142 A4R143 A4R144 A4R145 A4R146 | 0757-0401 0757-0401 0757-0401 0757-0401 0757-0401 | 00000 | | RESISTOR 100 1% .125W F TC=0+-100 | 24546 24546 24546 24546 | C4-1/8-T0-101-F C4-1/8-T0-101-F C4-1/8-T0-101-F C4-1/8-T0-101-F C4-1/8-T0-101-F |
| A4R147 A4R148 A4R149 A4R150 A4R191 | 0757-0401 0757-0401 0686-3915 0757-0442 0757-0280 | 0 6 9 3 | 1 11 | RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 390 5% .5W CC 7C=0+529 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 1K 1% .125W F 7C=0+-100 | 24546 24546 01121 24546 24546 | C4-1/8-T0-101-F C4-1/8-T0-101-F E83915 C4-1/8-T0-1002-F C4-1/8-T0-1001-F |
| A4R152 A4R153 A4R154 A4R155 A4R156 | 0757-0429 0757-0280 0757-0429 0757-0346 0757-0442 | 23229 | i | RESISTOR 1.82K 1% .125W F TC=0+=100 RESISTOR 1K 1% .125W F TC=0+=100 RESISTOR 1.82K 1% .125W F TC=0+=100 RESISTOR 10 1% .125W F TC=0+=100 RESISTOR 10K 1% .125W F TC=0+=100 | 24546 24546 24546 24546 24546 | C4-1/8-T0-1821-F C4-1/8-T0-1001-F C4-1/8-T0-1821-F C4-1/8-T0-1870-F C4-1/8-T0-1002-F |
| A4R157 A4R158 A4R159 A4R160 A4R161 | 0757-0453 0757-0448 0757-0442 0757-0442 0757-0442 | 2000 | 1 | RESISTOR 30.1K 1% .125W F TC=0+=100 RESISTOR 10K 1% .125W F TC=0+=100 RESISTOR 10K 1% .125W F 7C=0+=100 RESISTOR 10K 1% .125W F 7C=0+=100 RESISTOR 10K 1% .125W F TC=0+=100 | 24546 24546 24546 24546 24546 | C4-1/8-T0-3012-F C4-1/8-T0-1002-F C4-1/8-T0-1002-F C4-1/8-T0-1002-F C4-1/8-T0-1002-F |
| A4R162 A4R163 A4R164 A4R165 A4R166 | 0757-0442 0757-0442 0757-0442 0757-0401 0757-0442 | 9 9 9 9 | | RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 RESISTOR 100 1% .125W F TC=0+-100 RESISTOR 10K 1% .125W F TC=0+-100 | 24546 24546 24546 24546 24546 | C4-1/8-T0-1002-F C4-1/8-T0-1002-F C4-1/8-T0-1002-F C4-1/8-T0-101-F C4-1/8-T0-101-F |
| A4R167 A4R168 A4R169 A4R170 A4R171 | 0757-0442 0698-0084 0698-0084 0698-3132 0811-1666 | 9 9 4 7 | 1 1 | RESISTOR 10K 1% ,125W F TC=0+=100 RESISTOR 2,15K 1% ,125W F TC=0+=100 RESISTOR 2,15K 1% ,125W F TC=0+=100 RESISTOR 261 1% ,125W F TC=0+=100 RESISTOR 1 5% 2W PW 7C=0+=800 | 24546 24546 24546 24546 75042 | C4-1/8-T0-1002-F C4-1/8-T0-2151-F C4-1/8-T0-2151-F C4-1/8-T0-2610-F 8HM2-1R0-J |
| A47P1- A47P10 | 0360-0535 | 0 | 10 | TERMINAL TEST POINT PCS | 00000 | ORGER BY GESCRIPTION |
| A4U1- A4U16 A4U17 A4U18 A4U19 | 1818-0156 1820-1470 1820-1447 1820-1453 | 3 1 2 0 | 16 3 3 | IC NMOS 4K RAM OYN 470-NS 3-8 IC MUXR/OATA-SEL TTL LS 2-TO-1-LINE QUAG IC 7TL LS 16-517 RAM 45-NS 3-8 IC CNTR 7TL S SIN SYNCHRO POS-EOGE-TRIG | 28480 01295 01295 01295 | 1818-0156 8N74L8157N 8N74L2670N 8N748163N |
| A4U21 A4U21 A4U23 A4U23 | 1820-1470 1820-1447 1820-1453 1820-1470 1820-1447 | 1 0 1 2 | : | IC MUXR/OATA-BEL 7TL L8 2-TO-1-LINE GUAO IC TIL L8 16-8IT RAM 45-N8 3-8 IC CNYR TIL 8 BIN SYNCHRO POB-EOGE-TRIG IC MUXR/OATA-BEL TIL L8 2-TO-1-LINE GUAD IC TIL L8 16-8IT RAM 45-N8 3-8 | 01295 01295 01295 01295 01295 | 8 N7 4L 21 57 N 8 N7 4L 86 7 O N 8 N7 4L 81 57 N 8 N7 4L 81 57 N 2 N7 4L 26 7 O N |

Table 6-2. Replaceable Parts (Cont'd)

| #4U25 #4U26 #4U27 | | 1 1 | | Description | Code | Mfr Part Number |
|---|---|-----------------------|------------------|---|--|---|
| A 4U26 | 1820=1453 1820=1810 1820=1194 1820=0706 1820=1641 | 0 3 8 4 8 | 1 2 1 2 | IC CNTR TTL 8 8IN SYNCHRO POS-EOGE-TRIG IC ORVR TTL CLOCK ORVR IC FF TTL L8 D-TYPE POS-EOGE-TRIG COM IC COMPTR TTL MAGTO 5-8IT IC ORVR TTL L8 8US DRVR HEX 1-INP | 01295 04713 01295 07263 01295 | 8N748163N MC3460P 8N74L8174N 9324PC 8N74L83654N |
| A4U30 A4U31 A4U32 A4U33 A4U33 | 1820-1641 1820-1280 1820-1280 1820-1280 1820-1411 | 8 1 1 1 0 | 5 | IC ORVR TTL LS SUS ORVR HEX 1-INP IC ARITH-LGC-UN TTL LS 4-SIT IC ARITH-LDC-UN TTL LS 4-SIT IC ARITH-LGC-UN TTL LS 4-SIT IC LCH TTL LS 0-TYPE 4-SIT | 01295 01295 01295 01295 01295 | 8N74L8365AN 8N74L8181N 8N74L8181N 8N74L8181N 8N74L8181N |
| A4U35 A4U36 A4U37 A4U38 A4U38 | 1820-1211 1820-1411 1820-1211 1820-1411 1820-1444 | 8 0 8 0 9 | 5 | IC GATE TTL LS EXCL-OR QUAC 2-INP IC LCH TTL LS D-TYPE 4-BIT IC DATE TTL LS EXCL-OR QUAC 2-INP IC LCH TTL LS 0-TYPE 4-BIT IC MUXR/QATA-BEL TTL LS 2-TO-1-LINE DUAD | 01295 01295 01295 01295 01295 | 8 N 7 A L 88 6 N 8 N 7 A L 87 5 N 8 N 7 A L 83 6 N 8 N 7 A L 87 5 N 8 N 7 A L 82 9 8 N |
| ¥4044 ¥4043 ¥4045 ¥4041 | 1820-1210 1820-1210 1820-1322 1820-1275 1820-1411 | 7 7 2 4 0 | 2 2 2 | IC GATE TTL L8 ANC-DR-INV DUAL 2-INP IC DATE TTL L8 ANC-OR-INV DUAL 2-INP IC GATE TTL 8 NOR GUAD 2-INP IC GATE TTL 8 NOR OUAL 5-INP IC LCH TTL L8 C-TYPE 4-8IT | 01295 01295 01295 01295 01295 | 8N74L851N 8N74L851N 8N74802N 8N748246N 8N74L875N |
| A 4U45 A 4U46 A 4U46 A 4U48 A 4U48 | 1620-1411 1620-1411 1620-0683 1620-1411 1620-1280 | 0 0 6 0 | 3 | IC LCH TTL LS D-TYPE 4-8IT IC LCH TTL LS D-TYPE 4-8IT IC INV TTL 8 HEX 1-INP IC LCH TTL LS O-TYPE 4-8IT IC ARITH-LGC-UN TTL LS 4-8IT | 01295 01295 01295 01295 01295 | 8 N 7 4 L 8 7 5 N 8 N 7 4 L 8 7 5 N 8 N 7 4 8 0 4 N 8 N 7 4 L 8 7 5 N 8 N 7 4 L 8 1 8 1 N |
| A4U50 A4U51 A4U52 A4U53 A4U54 | 1820-1280 1820-1280 1820-1943 1820-1943 1820-1943 | 1 1 3 3 3 3 | 6 | IC ARITH-LGC-UN TTL L8 4-8IT IC ARITH-LGC-UN TTL L8 4-8IT IC CNTR TTL 8 8IN UP/DOWN SYNCHRO 4-8IT IC CNTR TTL 8 8IN UP/DOWN SYNCHRO 4-8IT IC CNTR TTL 8 8IN UP/OOWN SYNCHRO 4-8IT | 01295 01295 01295 01295 01295 | 8N74L8181N 8N74L8181N 8N748163U 8N748163U 8N748169U 8N748169U |
| A 4 U 5 5 A 4 U 5 6 A 4 U 5 7 A 4 U 5 8 A 4 U 5 9 | 1820-1943 1820-1943 1820-1943 1820-1211 1820-1211 | 3 3 8 8 | | IC CNTR TTL S BIN UP/OOWN BYNCHRO 4-8IT IC CNTR TTL S BIN UP/OOWN BYNCHRO 4-BIT IC CNTR TTL B BIN UP/OOWN BYNCHRO 4-BIT IC GATE TTL B EXCL-OR DUAO 2-INP IC GATE TTL LB EXCL-OR GUAO 2-INP | 01295 01295 01295 01295 01295 | 8N748169J 8N748169J 8N748169J 8N74L886N 8N74L886N |
| A4U60 A4U61 A4U63 A4U64 | 1820-1211 1820-1275 1820-0683 1820-1032 1820-1905 | 8 4 6 1 7 | 5 | IC GATE TTL LS EXCL-DR DUAD 2-INP IC GATE TTL 3 NOR DUAL 5-INP IC INV TTL 8 MEX 1-INP IC 8MF-RGIR TTL R-8 PRL-IN PRL-OUT 8-8IT IC GATE TTL L8 NOR OUAL 5-INP | 01295 01295 01295 01295 01295 07263 | 3N74L886N 8N748260N 8N74804N 8N74198N 74L3260PC |
| A4U65 A4U66 A4U67 A4U68 A4U69 | 1820-1032 1820-1032 1820-1032 1820-1032 1820-1032 | 1 1 1 0 | 6 | IC SHF-RGTR TIL R-8 PRL-IN PRL-OUT 8-8IT IC 8HF-RGTR TIL R-8 PRL-IN PRL-OUT 8-8IT IC 8HF-RGTR TIL R-5 PRL-IN PRL-OUT 8-8IT IC 8HF-RGTR TIL R-6 PRL-IN PRL-OUT 8-8IT IC CNTR TIL 81N SYNCHRO POS-EOGE-TRIC | 01295 01295 01295 01295 01295 | 8 N 7 4 1 9 6 N 8 N 7 4 9 7 N |
| A4U70 A4U71 A4U72 A4U73 A4U74 | 1820=0744 1820=0744 1820=0744 1820=0744 1820=0744 | 00000 | | IC CNTP TTL BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL BIN SYNCHRO POS-EOGE-TRIG IC CNTP TTL BIN SYNCHRO POS-EOGE-TRIG IC CNTR TTL BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL BIN SYNCHRO POS-EDGE-TRIG IC CNTR TTL BIN SYNCHRO POS-EDGE-TRIG | 01295 01295 01295 01295 01295 | 8 N 7 4 9 7 N 8 N 7 4 9 7 N |
| A4U75 A4U76 A4U77 A4U78 A4U79 | 1620=1441 1820=1196 1620=1322 1820=0681 1820=0693 | 6 8 2 4 8 | 1 2 4 | IC ADOR TTL LS SIN FULL ACOR 4-BIT IC FF TTL LS D-TYPE PDS-ECGE-TRIG COM IC GATE TTL 8 NOR GUAD 2-INP IC GATE TTL 8 NANO DUAD 2-INP IC FF TTL 8 C-TYPE POS-EDGE-TRIG | 01295 01295 01295 01295 01295 | 8N74L3263N 8N74L6174N 8N74802N 8N7480N 8N74874N |
| A4U80 A4U81 A4U82 A4U83 A4U84 | 1520=0681 1520=0693 1520=0693 1520=0683 1520=0686 | 4 8 8 6 9 | 1 | IC GATE TTL 8 NANO DUAD 2-INP IC PF TTL 8 O-TYPE PO8-EOGE-TRIG IC FF TTL 8 O-TYPE PO8-EOGE-TRIG IC INV TTL 8 MEX 1-INP IC GATE TTL 5 ANO TPL 3-INP | 01295 01295 01295 01295 01295 | 8N74800N 8N74874N 8N74874N 8N74804N 8N74811N |
| A4U85 A4U86 A4U87 A4U88 A4U89 | 1520=0693 1520=1449 1520=0704 1520=1199 1826=0357 | 8 4 2 1 3 | 1 1 2 | IC FF TTL S O-TYPE POS-EDGE-TRID IC GATE TTL S DR GUAC Z-INP IC MY TTL MONOSTSL RETRIG IC INV TTL LS HEX 1-INP IC DP AMP WS TO-99 | 01295 01295 01295 01295 27014 | 8N74874N 8N74832N 8N74122N 8N741804N LF357H |
| A4U90 A4U91 A4U90 | 1826-0167 1826-0357 1826-0167 | 3 3 3 | \$ | IC OP AMP PRGMAL TO-99 IC OP AMP WA TO-99 IC OP AMP PRGMAL TO-99 | 21921 27014 21921 | CA3094AT LF357H CA3094AT |
| A4VR1 A4VR2 A4VR3 A4VR4 A4VR5 | 1902-0041 1902-0041 1902-0025 1902-0041 1902-0041 | 4 4 4 4 | 4 2 | OIOCE-ZNR 5.11V 5% OG-7 POB.4W TCB009% OIDCE-ZNR 5.11V 5% DO-7 POB.4W TCB009% OIDCE-ZNR 10V 5% DD-7 POB.4W TCB+.06% OIOCE-ZNR 5.11V 5% OG-7 POB.4W TCB009% OIOCE-ZNR 5.11V 5% OG-7 POB.4W TCB009% | 28480 28480 28480 28480 | 1902-0041 1902-0081 1902-0025 1902-0041 |
| A4VR6 | 1902-0025 | 4 | | DIGOE-ZNR 10V 5% 00-7 PO=.4W TC=+.06% | 28480 | 1902-0025 |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|--------------------------|-------------------------------------|--------|--------|--|-------------------------|---|
| A4Y1 | 0410-0424 | 3 | 1 | CRYSTAL-QUARTZ 24.61000 MMZ | 28480 | 0410-0424 |
| | | | | | | |
| AS | 01350-66515 | | 1 | POWER SUPPLY SDARD ASSEMBLY | 28480 | 01350-66515 |
| A5C1 | 0160-3452 | 2 | • | CAPACITOR-FXD .02UF +=20% 100VDC CER | 28480 | 0160-3452 |
| A5C2 A5C3 A5C4 | 0160-3452 0160-3452 0160-3452 | 5 | | CAPACITOR=FXO .02UF +=20% 100VOC CER CAPACITOR=FXO .02UF +=20% 100VOC CER CAPACITOR=FXO .02UF +=20% 100VOC CER | 28480 28480 28480 | 0160-3452 0160-3452 0160-3452 |
| ASCS | 0160=3452 | 2 | | CAPACITOR=FXD .02UF +=20% 100VOC CER | 28480 | 0160=3452 |
| A5C6 A5C7 | 0160=3452 0180=2395 | 2 | 6 | CAPACITOR=FXD .02UF +=20% 100VDC CER CAPACITOR=FXD 3000UF+75=10% 40VDC AL | 28480 28480 28480 | 0160=3452 0180=2345 0180=2395 |
| A5C8 A5C9 A5C10 | 0180=2395 0180=2395 0180=2395 | 5 5 | | CAPACITOR-FXD 3000UF+75-10% 40VDC AL CAPACITOR-FXD 3000UF+75-10% 40VDC AL CAPACITOR-FXD 3000UF+75-10% 40VDC AL | 28480 28480 | 0180-2395 0180-2395 |
| A5C11 | 0180-2395 | 2 | | CAPACITOR=FXD 3000UF+75=10% 40VDC AL | 28480 | 0180-2395 |
| A5C12 A5C13 A5C14 | 0180=2395 0160=3443 0160=0939 | 1 4 | 3 | CAPACITOR=FXD 3000UF+75=10% 40VDC AL CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD 430FF +=5% 300VDC MICA | 28480 28480 28480 | 0180-2395 0160-3443 0160-0939 |
| A5C15 | 0160-0160 | 3 | 1 | CAPACITOR-FXD 8200PF +=10% 200VDC POLYE | 28480 | 0160-0160 |
| A5C16 A5C17 | 0160-3443 0160-3452 | 1 2 | | CAPACITOR=FXD .1UF +80=20% 50VDC CER CAPACITOR=FXD .02UF +=20% 100VDC CER | 28480 28480 | 0160-3443 0160-3452 473033846831590 |
| A5C18 A5C19 A5C20 | 0180=2750 0160=3452 0160=3452 | 2 2 | 1 | CAPACITOR=FXD 3300UF+100-10% 6.3VOC AL CAPACITOR=FXD .02UF +-20% 100VOC CER CAPACITOR=FXD .02UF +-20% 100VOC CER | 56289 28480 28480 | 672D336H6R3JE2C 0160-3452 0160-3452 |
| A5C21 | 0160=3443 | | | CAPACITOR-FXD .1UF +80=20% 50VOC CER | 28480 | 0160-3443 |
| A5C22 A5C23 | 0160-3508 0160-3508 | 9 | 4 | CAPACITOR-FXD 1UF +80-20% 50VDC CER CAPACITOR-FXD 1UF +80-20% 50VDC CER CAPACITOR-FXD 1UF +80-20% 50VDC CER | 28480 28480 28480 | 0160-3508 0160-3508 0160-3508 |
| A5C24 A5C25 | 0160=3508 0160=3508 | 9 | | CAPACITOR=FXO 1UF +80=20% 50VOC CER | 28480 | 0160=3508 |
| A5C26 | 0160=3451 | 1 | 1 | CAPACITOR-FXD .GIUF +80-20% 100VDC CER | 28480 | 0160=3451 |
| ASCR1 ASCR2 | 1906-0006 | 9 9 | 4 | DIDDE-FW BRDG 400V 1A DIDDE-FW BRDG 400V 1A | 28480 28480 28480 | 1906-0006 1906-0006 1906-0006 |
| ASCR4 ASCR4 ASCR5 | 1906=0006 1906=0006 1901=0513 | 9 | 1 | DIDDE=FW BRDG 400V 1A DIDDE=FW BRDG 400V 1A DIDDE=DUAL 100V | 28480 28480 | 1906-0006 1901-0513 |
| A5CR6 | 1901-0708 | 8 | 1 | DIDDE=PWR RECT 1N5828 40V 15A DO=4 | 28480 | 1901-0708 |
| ASCR7 ASCR8 | 1901=0028 1901=0028 | 5 | 2 | DIODE-PWR RECT 400V 750MA DO-29 DIODE-PWR RECT 400V 750MA DD-29 | 28480 28480 | 1901-0028 1901-0028 |
| ASF1 | 2110-0056 | 3 | 1 | FUSE 64 250V FAST-860 1.25%.25 UL IEC | 75915 | 312006 |
| A5H1 A5H2 | 2190-0034 2740-0002 | 5 | 1 1 | WASHER-LK HLCL NO. 10 .194-IN-ID Nut-Hex-D8L-Cham 10-32-ThD .125-IN-THK | 28480 | 2190-0034 ORDER BY DESCRIPTION |
| A5J1 A5J2 | 1251=3475 1251=3976 | 3 9 | 1 2 | CONNECTOR 10=PIN M POST TYPE CONNECTOR 6=PIN M POST TYPE | 28480 28480 | 1251-3475 1251-3976 |
| A5J3 A5J4 | 1251-3976 1251-3195 | 9 | 1 | CONNECTOR 6=PIN M POST TYPE CONNECTOR 4=PIN M POST TYPE | 28480 28480 | 1251=3976 1251=3195 |
| A5J5 | 1251=3192 | 1 2 | 1 | CONNECTOR 3-PIN M POST TYPE CONNECTOR 6-PIN M POST TYPE | 28480 28480 | 1251=3192 1251=3276 |
| A5J6 A5L1 | 1251-3276 9140-0242 | 9 | 1 | COIL 100UM 10% .937DX1.625LG=NDM | 28480 | 9140-0242 |
| A5MP1 | 1205-0213 | 4 | 2 | HEAT BINK SGL TO-5/TO-39-CS | 28480 | 1205-0213 |
| A5MP2 A5MP3 | 1205-0226 1205-0310 | 2 | 1 1 3 | MEAT 81NK 3GL TO=5/TO=39=C5 MEAT 81NK 3GL TO=3=C5 Cable Tie 1.75=Dia .19=WD NYL | 28480 28480 28480 | 1205-0226 1205-0310 1400-0265 |
| ASMP4 ASMP5 | 1400-0265 2110-0269 | 0 | 2 | FUBEHOLDER-CLIP TYPE, 250-FUSE | 28480 | 2110-0269 |
| A5MP6 | 0362-0174 | 7 | 1 | TERMINAL-SLOR LUG LK-MTG FOR-#6-8CR | 86928 | A373-152-1 |
| A501 A502 | 1884=0256 1854=0071 1853=0084 | 3 7 | 2 | THYRISTOR-TRIAC TO-5 Transistor NPN 51 PD=300MW FT=200MMZ Transistor PNP 2N4918 SI PD=30W FT=3MHZ | 28480 28480 04713 | 1884-0256 1854-0071 2N4918 |
| A503 A504 A505 | 1854=0472 1884=082 | 2 | 1 1 | TRANSISTOR NPN SI OARL PD=500MW THYRISTOR+8CR 2N4441 VRRM=50 | 04713 | MP8-A14 2N4441 |
| A5@6 | 1884-0256 | 3 | | THYRISTOR-TRIAC TD-5 | 28480 | 1884-0256 |
| ASR1 ASR2 | 0683-1045 0683-1045 | 3 | 4 | RESISTOR 100K 5% _25W FC TC=-400/+800 RESISTOR 100K 5% _25W FC TC=-400/+800 | 01121 | C81045 C81045 |
| ASR3 ASR4 | 0683=1045 0683=1045 | 3 | ! | RESISTOR 100K 5% _25W FC TC==400/+800 RESISTOR 100K 5% _25W FC TC==400/+800 | 01121 | C81045 C81045 |
| ASR5 | 0687-1821 | 1 | 1 | RESISTOR 1.8K 10% .5W CC TC=0+647 | 01121 | E81821 |
| ASR6 ASR7 ASR8 | 0683-1015 0683-1015 0757-0449 | 7 7 6 | 5 1 | REBISTOR 100 5% .25% FC TC=-400/+500 REBISTOR 100 5% .25% FC TC=-400/+500 REBISTOR 20K 1% .125% F TC=0+-100 | 01121 01121 24946 | C81015 C81015 C4-1/8-T0=2002-F |
| A5R9 A5R10 | 0757-0446 0683-1025 | 3 9 | 1 | RESISTOR 15K 1% 125W F TC=0+-100 RESISTOR 1K 5% 25W FC TC=-400/+600 | 24946 01121 | C4-1/8-T0-1502-F C81025 |
| | _ | | | = | | |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|---|---|-----------------------|-------------------|--|---|--|
| ASR11 ASR12 ASR13 ASR14 ASR15 | 0683=1015 0811=1200 0684=3941 0757=0317 2100=0554 | 75475 | 3 1 1 1 | RESISTOR 100 5% _25W FC TC==400/+500 RESISTOR .1 10% 2W PW TC=0+=800 RESISTOR 390K 10% _25W FC TC==800/+900 RESISTOR 1.33K 1% _125W F TC=0+=100 RESISTOR-TRMR 500 10% C TOP=A0J 1-TRN | 01121 75042 01121 24546 28480 | C81015 8MM2=2=1/10=K C83941 C4=1/8=T0=1331=F 2100=0554 |
| ASR16 ASR17 ASR18 ASR19 ASR20 | 0757-0435 0683-1015 0683-2205 0757-1090 0683-2205 | 07959 | 1 2 1 | RESISTOR 3.92K 1% .125W F TC=0+-100 RESISTOR 100 5% .25W FC TC=+400/+500 RESISTOR 22 5% .25W FC TC=-400/+500 RESISTOR 261 1% .5W F TC=0+-100 RESISTOR 22 5% .25W FC TC=-400/+500 | 24546 01121 01121 25450 01121 | C4-1/8-T0-3921-F C81015 C82205 0757-1090 C82205 |
| A5R21 A5R22 A5R23 A5R24 A5R25 | 0683-1205 0683-0275 0811-1200 0811-1200 0683-2225 | 7 9 5 5 3 | 1 1 | RESISTOR 12 5% 25W FC TC==400/+500 RESISTOR 2.7 5% 25W FC TC==400/+500 RESISTOR 1 1 10% 2W PW TC=0+=500 RESISTOR 1 10% 2W PW TC=0+=500 RESISTOR 2.2K 5% 25W FC TC==400/+700 | 01121 01121 75042 75042 01121 | C81205 C82765 8MHZ-2-1/10-K 6MHZ-2-1/10-K C82225 |
| A5R26 A5R27 A5R28 A5R29 A5R30 | 0683=1025 0683=1015 0683=1025 0811=1668 0811=1668 | 77999 | 5 | RESISTOR 1K SX 25W FC TC==400/+600 RESISTOR 100 SX 25W FC TC==400/+500 RESISTOR 1K SX 25W FC TC==400/+600 RESISTOR 1.5 SX 2W PW TC=0+=400 RESISTOR 1.5 SX 2W PW TC=0+=400 | 01121 01121 01121 75042 75042 | C81025 C81015 C81025 SWH2=1R5=J BWH2=1R5=J |
| ASTP1 ASTP2 ASTP3 ASTP4 ASTP5 | 0360+0535 0360+0535 0360+0535 0360+0535 0360+0535 | 00000 | 9 | TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB | 00000 00000 00000 00000 00000 | DRDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION DRDER BY DESCRIPTION DRDER BY DESCRIPTION |
| ASTP6 ASTP7 ASTP8 ASTP9 | 0360=0535 0360=0535 0360=0535 0360=0535 | 0000 | | TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB TERMINAL TEST POINT PCB | 00000 | ORGER BY DESCRIPTION ORGER BY DESCRIPTION DROER BY DESCRIPTION DROER BY DESCRIPTION |
| A5U1 | 1520-0196 | 6 | 1 | IC 723 V RGLTR TD-100 | 04713 | MC1723CG |
| A5VR1 A5VR2 A5VR3 | 1902-0041 1902-3193 1902-0041 | 3 4 | 2 1 | OIDOE-ZNR 5.11V 5x DO-7 PDP.4W TCP009x OIDOE-ZNR 13.3V 5x DO-7 PDP.4W TCP+.059x OIDOE-ZNR 5.11V 5x OD-7 PDR.4W TCR009x | 25450 25450 25450 | 1902-0041 1902-3193 1902-0041 |
| A+ | 01350=66512 | 8 | 1 | CHARACTER BOARO ASSEMBLY | 28480 | 01350-66512 |
| A6C1 A6C2 A6C3 A6C4 A6C5 | 0180-0106 0160-2055 0160-2055 0160-2055 0160-2055 | 0000 | 2 17 | CAPACITOR-FXO 60UF+-20x 6VDC TA CAPACITOR-FXO .01UF +80-20x 100VOC CER | 56289 28480 28480 28480 28480 | 1500606X000682 0160-2055 0160-2055 0160-2055 0160-2055 |
| A6C6 A6C7 A6C8 A6C9 A6C10 | 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 | 00000 | | CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO .01UF +80-20X 100VOC CER | 28480 28480 28480 28480 28480 | 0160-2055 0160-2055 0160-2055 0160-2055 0160-2055 |
| A6C11 A6C12 A6C13 A6C14 A6C15 | 0160-2055 0160-2055 0160-2055 0160-2055 0180-0106 | 99999 | | CAPACITOR=FXO .01UF +80=20% 100VDC CER CAPACITOR=FXO .01UF +80=20% 100VDC CER CAPACITOR=FXO .01UF +80=20% 100VDC CER CAPACITOR=FXO .01UF +80=20% 100VDC CER CAPACITOR=FXO 60UF+=20% 6VDC TA | 28480 28480 28480 28480 56289 | 0160-2055 0160-2055 0160-2055 0160-2055 1500606×000682 |
| A6C16 A6C17 A6C18 A6C19 A6C20 | 0160-2055 0160-2055 0160-2055 0160-2204 0160-2204 | 99900 | 2 | CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO .01UF +80-20X 100VOC CER CAPACITOR-FXO 100PF +-5X 300VOC MICA CAPACITOR-FXO 100PF +-5X 300VOC MICA | 28480 28480 28480 28480 28480 | 0160-2055 0160-2055 0160-2055 0160-2204 0160-2204 |
| A6C21 A6C22 A6C23 A6C24 A6C25 | 0140-0202 0140-0198 0160-2202 0140-0198 0160-2055 | 25 8 5 9 | 1 2 1 | CAPACITOR=FXO 15PF +=5x 500VOC MICA CAPACITOR=FXO 200PF +=5x 300VOC MICA CAPACITOR=FXO 75PF +=5x 300VOC MICA CAPACITOR=FXO 200PF +=5x 300VOC MICA CAPACITOR=FXO 200PF +80=20x 100VOC CER | 72136 72136 28480 72136 28480 | OM15C150J0500WV1CR OM15F201J0300WV1CR 0160-2202 DM15F201J0300WV1CR 0160-2055 |
| A6P1 A6P2 | 1251-5012 1251-5012 | 8 | 4 | CONNECTOR 8-PIN F POST TYPE CONNECTOR 8-PIN F POST TYPE | 28480 28480 | 1251=5012 1251=5012 |
| A6R1 A6R2 A6R3 A6R4 A6R5 | 0757-0416 0683-1015 0683-1035 0757-0281 0757-0200 | 7 7 1 4 7 | 1 1 10 1 | RESISTOR 511 1% .125W F TC=0+-100 RESISTOR 100 5% .25W FC TC=-400/+500 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 2.74K 1% .125W F TC=0+-100 RESISTOR 5.62K 1% .125W F TC=0+-100 | 24546 01121 01121 24546 24546 | C4-1/8-T0-511R-F C81015 C81035 C4-1/8-T0-2741-F C4-1/8-T0-5621-F |
| A6R6 A6R7 A6R8 A6R9 A6R10 | 0757-0438 0757-0438 0673-1035 0683-1035 0683-4715 | 3 1 1 0 | 2 | RESISTOR 5.11K 1X .125W F TC=0+-100 RESISTOR 5.11K 1X .125W F TC=0+-100 RESISTOR 10K 5X .25W FC TC=-400/+700 RESISTOR 10K 5X .25W FC TC=-400/+700 RESISTOR 470 5X .25W FC TC=-400/+700 | 24546 24546 01121 01121 01121 | C4-1/8-T0-5111-F C4-1/8-T0-5111-F C81035 C81035 C84715 |

Table 6-2. Replaceable Parts (Cont'd)

| Reference Designation | HP Part Number | C D | Qty | Description | Mfr Code | Mfr Part Number |
|--|---|-----------------------|------------------|---|--|---|
| A6R11 A6R12 A6R13 A6R14 A6R15 | 0663-4715 0663-4715 0663-4715 0663-4715 0663-4715 | 00000 | | RESISTOR 470 5x .25% FC TC==400/+600 | 01121 01121 01121 01121 01121 | C84715 C84715 C84715 C84715 C84715 |
| A6R16 A6R17 A6R18 A6R19 A6R20 | 0683-4715 0683-4715 0683-1035 0683-1035 0683-1035 | 0 1 1 1 | | RESISTOR 470 5% .25% FC TC==400/+600 RESISTOR 470 5% .25% FC TC==400/+600 RESISTOR 10% 5% .25% FC TC==400/+700 RESISTOR 10% 5% .25% FC TC==400/+700 RESISTOR 10% 5% .25% FC TC==400/+700 | 01121 01121 01121 01121 | C84715 C84715 C81035 C81035 C81035 |
| A6R21 A6R22 A6R23 A6R24 | 0683-1035 0683-1035 0683-1035 0683-1035 | 1 1 1 1 | | RESISTOR 10K 5x _25M FC TC==400/+700 RESISTOR 10K 5x _25M FC TC==400/+700 RESISTOR 10K 5x _25M FC TC==400/+700 RESISTOR 10K 5x _25M FC TC==400/+700 | 01121 01121 01121 | C81035 C81035 C81035 C81035 |
| A6U1 A6U2 A6U3 A6U4 A6U5 | 1620-1112 1620-1423 1620-1197 1620-1423 1620-1905 | 5 4 9 4 7 | 3 2 4 | IC FF TIL LS D_TYPE PDS_EDGE_TRIG IC MV TIL LS MDNDSTSL RETRIG DUAL IC GATE TIL LS NAND GUAD 2=INP IC MV TIL LS MDNDSTSL RETRIG DUAL IC GATE TIL LS NDR DUAL 5=INP | 01295 01295 01295 01295 01295 | 8N74L874N 8N74L8123N 8N74L800N 8N74L8123N 74L8260PC |
| A6U6 A6U7 A6U8 A6U9 A6U10 | 1820-1197 1820-1112 1820-1077 1820-1112 1820-1197 | 9 8 4 8 9 | 1 | IC GATE TTL LS NAND GUAD 2=INP IC FF TTL L6 D=TYPE PDS=EDGE=TRIG IC MUXX/DATA=BEL TTL 6 2=TD=1=LINE GUAD IC FF TTL L5 D=TYPE PD8=EDGE=TRIG IC GATE TTL LS NAND GUAD 2=INP | 01295 01295 01295 01295 01295 | 8 N 7 4 L 8 0 0 N 8 N 7 4 L 8 7 4 N 8 N 7 4 8 1 5 7 N 8 N 7 4 L 8 7 4 N 8 N 7 4 L 8 0 0 N |
| A6U11 A6U12 A6U13 A6U14 A6U15 | 1816-1104 1820-1238 1820-1238 1820-1238 1820-1195 | 9 9 9 7 | 1 4 | IC TTL S 1K ROM 50-NS 0-C IC MUXR/DATA-8EL TTL LG 4-TD-1-LINE DUAL IC MUXR/DATA-8EL TTL LS 4-TD-1-LINE DUAL IC MUXR/DATA-8EL TTL LS 4-TD-1-LINE DUAL IC MUXR/DATA-8EL TTL B4-TD-1-LINE DUAL IC FF TTL LS D-TYPE PDS-EDGE-TRIG COM | 28480 01295 01295 01295 01295 | 1816-1104 8N74L8253N 8N74L8253N 8N74L8253N 8N74L8253N 8N74L8175N |
| A6U16 A6U17 A6U18 A6U19 A6U20 | 1520=1196 1516=1115 1816=1119 1520=1193 1520=1193 | 8 5 6 5 5 | 1 1 1 3 | IC FF TTL L8 D-TYPE PD8-EDGE-TRIG CDM IC TTL S 256K ROM 50-NS O-C IC TTL S 256K ROM 50-NS O-C IC CNTR TTL L8 BIN A8YNCHRO IC CNTR TTL L8 BIN A8YNCHRO | 01295 28480 28480 01295 01295 | 3N74L8174N 1816-1118 1816-1119 3N74L8197N 3N74L8197N |
| A6U21 A6U23 A6U24 A6U26 | 1820-1193 1820-1197 1820-1201 1816-1105 1820-1236 | 5 9 6 0 9 | 1 | IC CNTR TTL LS BIN ABYNCHRO IC GATE TTL LB NAND QUAD 2=INP IC GATE TTL LB AND QUAD 2=INP IC TTLS 1K ROM 50-NS 0-C IC MUXR/DATA=SEL TTL LB 4=TD=1=LINE QUAL | 01295 01295 01295 28480 01295 | 8N74L8197N 8N74L800N 8N74L808N 1816-1105 8N74L8253N |
| A6XU11 A6XU17 A6XU18 A6XU24 A6XU25 | 1200-0622 1200-0473 1200-0473 1200-0622 1200-0622 | 9 8 8 9 9 | 2 | SOCKET-IC 24-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 16-CONT DIP-SLDR SOCKET-IC 24-CONT DIP-SLOR SOCKET-IC 24-CONT DIP-SLDR | 28480 28480 28480 28480 28480 28480 | 1200-0622 1200-0473 1200-0473 1200-0622 1200-0622 |
| A7 | 01350-66506 | 0 | 1 | LED SDARD ASSEMBLY | 28480 | 01350-66506 |
| A7081 A7082 A7083 A7084 A7085 | 1990=0521 1990=0524 1990=0524 1990=0524 1990=0586 | 0 3 3 3 7 | 1 3 | LED-VISIBLE LUM-INT=2 2MCD IF=50MA-MAX (GRN) LED-VISIBLE LUM-INT=1 MCD IF=20MA-MAX (YEL) LEO-VISIBLE LUM-INT=1MCD IF=20MA-MAX LEO-VISIBLE LUM-INT=1MCD IF=20MA-MAX LED-VISIBLE LUM-INT=800UCD IF=50MA-MAX (RED) | 28480 28480 28480 28480 28480 | 5082-4955 5082-4550 5082-4550 5082-4550 5082-4855 |
| A7P 1 A7P1E1 | 1251-3275 1251-3073 | 1 7 | 1 6 | CONNECTOR 6-PIN F POST TYPE CONTACT-CONN U/x-POST-TYPE FEH CRP | 59490 59490 | 1251-3275 1251-3073 |
| A 8 | 01350=66507 | 1 | 1 | LINE SWITCH ASSEMBLY | 28480 | 01350-66507 |
| 1841 1842 1843 | 0520=0125 0610=0001 2190=0045 | 7 6 8 | 1 1 1 | BCREW-MACH 2-56 .25-IN-LG PAN-HD-PDZI NUT-MEX-D8L-CHAM 2-56-THO .062-IN-THK WABHER-LK HLCL ND. 2 .086-IN-ID | 00000 00000 28480 | ORDER BY DESCRIPTION DROER BY DESCRIPTION 2190-0045 |
| A8J1 A8J2 A8J3 | 1251-0513 1251-3475 1251-3475 | 3 3 | 1 2 | CONNECTOR 5-PIN M POST TYPE CONNECTOR 10-PIN M POST TYPE CONNECTOR 10-PIN M POST TYPE | 28480 28480 28480 | 1251-0513 1251-3475 1251-3475 |
| A881 | 3101=0555 | 9 | 1 | SWITCH-P8 DPDT ALTNG 44 250VAC | 59490 | 3101-0555 |
| | | | | | | |
| | | | | | | |

Table 6-3. List of Manufacturers' Codes

| Mfr No. | Manufacturer Name | Address | Zip Code |
|---|---|---|--|
| 00000 01121 01295 03888 04713 05820 07263 18324 21921 24546 27014 28480 37942 52763 56289 59730 71400 72136 75042 75915 86928 | ANY SATISFACTORY SUPPLIER ALLEN-BRADLEY CO TEXAS INSTR INC SEMICOND CMPNT DIV KDI PYROFILM CORP MOTOROLA SEMICONDUCTOR PRODUCTS WAKEFIELD ENGINEERING INC FAIRCHILD SEMICONDUCTOR DIV SIGNETICS CORP RCA CORP SOLID STATE DIV CORNING GLASS WORKS (BRADFORD) NATIONAL SEMICONDUCTOR CORP HEWLETT-PACKARD CO CORPORATE HQ MALLORY P R AND CO INC STETTINER-TRUSH INC SPRAGUE ELECTRIC CO THOMAS & BETTS CO THE BUSSMAN MFG DIV OF MCGRAW-EDISON CO ELECTRO MOTIVE CORP SUB IEC TRW INC PHILADELPHIA DIV LITTELFUSE INC SEASTROM MFG CO | MILWAUKEE WI DALLAS TX WHIPPANY NJ PHOENIX AZ WAKEFIELD MA MOUNTAIN VIEW CA SUNNYVALE CA SOMERVILLE NJ BRADFORD PA SANTA CLARA CA PALO ALTO CA INDIANAPOLIS IN CAZENOVIA NY NORTH ADAMS MA ELIZABETH NJ ST LOUIS MO WILLIMANTIC CT PHILADELPHIA PA DES PLAINES IL GLENDALE CA | 53204 75222 07981 85062 0188D 94042 94086 08876 16701 95051 94304 46206 13035 01247 07207 63107 06226 19108 60016 91201 |

See introduction to this section for ordering information

SECTION VII

MANUAL CHANGES

7-1. INTRODUCTION.

7-2. This section contains information for adapting this manual to instruments for which the content does not apply directly.

7-3. MANUAL CHANGES.

- 7-4. To adapt this manual to your instrument, refer to table 7-1 and make all of the manual changes listed opposite your instrument serial number. Perform these changes in the sequence listed.
- 7-5. If your instrument serial number is not listed on the title page of this manual or in table 7-1 below, it may be documented in a yellow MANUAL CHANGES supplement. For additional information about serial number coverage refer to INSTRUMENTS COVERED BY MANUAL in Section I.

Table 7-1. Manual Changes

| Serial Prefix Number | Make Manuai Changes |
|----------------------|---------------------|
| 1906A | 1 |
| 1750A | 1,2 |

7-6. MANUAL CHANGE INSTRUCTIONS.

CHANGE 1 (S/P 1906A)

Paragraph 5-8. Z-AXIS OUTPUT ADJUSTMENT, Replace paragraph 5-8 with the following procedure:

5-8. Z-AXIS OUTPUT ADJUSTMENT.

REFERENCE:

Service Sheet 3E.

DESCRIPTION:

The 1350A rear-panel Z-AXIS control is adjusted for compatibility with the X-Y display being used.

EQUIPMENT:

X-Y Display HP 1311A

PROCEDURE:

 a. Connect 1350A X, Y, and Z outputs to display X, Y and Z inputs.

- b. Make sure that display is in 50-ohm input configuration. Also, make sure that display TTL blanking input has shorting cap installed.
- c. Cycle the LINE power switches on the 1350A and the X-Y display. The CRT should display random vectors.
- d. Set X-Y display control to minimum intensity (full CCW).
- e. Adjust 1350A rear-panel Z-AXIS control until random vectors are just extinguished. Set X-Y display intensity to normal viewing level.

Table 6-2. Replaceable Parts,

Change: Al HP and Mfr Part Nos. to 01350-66501 (2 places).

Add: A1R34, HP Part No. 0757-0278, CD 9, RESISTOR 1.78K 1% .125W F TC=+-100, Mfr Code 24546, Mfr Part No. C4-1/8-T0-1781F.

Delete: A1R55, A1R56, A1R57.

Change: A3 HP and Mfr Part Nos to 52101-66503, and CD to 3 (2 places).

Delete: A3C45, A3C46, A3R54, A3R55.

Figure 8-11. Input/Output Board A3 Componet Locator, Replace figure 8-11 with figure 7-1.


Figures 8-12, 8-15, 8-16, 8-17. Schematics 2A through 2D, Replace schematics 2A through 2D with figures 7-2 through 7-5 respectively.

Figure 8-21. Control Board A1 Component Locator, Add: R34 adjacent to C20 at loction J2. Delete: R55, R56, R57.

Figure 8-28. Schematic 3E,

Delete: A1R55, A1R56, A1R57.

Add: A1R34 as shown below:



CHANGE 2 (S/P 1750A)

Table 6-2. Replaceable Parts,

Change: A5 HP and Mfr Part Nos. to 01350-66503, and

CD to 7 (2 places).

Change: MP26 HP and Mfr Part Nos. to 01350-00104, and CD to 6.

Delete: A5C19 through A5C25.

Delete: A5CR7, A5CR8.

Delete: A5J4.

Add: A5J7, HP Part No. 1251-0513, CD 4, Qty 1, CONNECTOR 5-PIN M POST TYPE, Mfr Code 28480, Mfr Part No. 1251-0513.

Add: A5J8 and A5J9, HP Part No. 1251-3475, CD 3, Qty 2, CONNECTOR 10-PIN M POST TYPE, Mfr Code 28480. Mfr Part No. 1251-3475.

Delete: MP1.

Change: Q1 HP Part No. 1884-0074, CD 3, Qty 1, THYRISTOR - SCR 2N5060 T0=92 VRRM=30, Mfr Code 04713, Mfr Part No. 2N5060.

Delete: A5Q6.

Change: A5R12, HP Part No. 0811-1666, CD 7, RE-SISTOR-1 5% 2W PW TC=0+800, Mfr Code 75042, Mfr Part No. BWH2-1R2-J.

Delete: A5R28, A5R29, A5R30.

Add: A5S1, HP Part No. 3101-0555, CD 9, Qty 1, SWITCH-PB DPDT ALTNG 4A 250VAC, Mfr Code 28480, Mfr Part No. 3101-0555.

Delete: A5VR3.

Delete: A8 (2 places) and all A8 entries.

Figure 8-44. Power Supply Board A5 Component Locator, Replace figure 8-44 with figure 7-6.

Figure 8-45 and 8-46. Schematics 6A and 6B, Replace schematics 6A and 6B with figures 7-7 and 7-8 respectively.





Figure 7-1.
Replacement for Input/Output Board A3 Component Locator (S/P 1906A)



Manual Changes







Figure 7-2. Replacement for Schematic 2A (S/P 1906A)












Figure 7-4. Replacement for Schematic 2C (S/P 1906A)





 $Figure~7-5. \\ Replacement~for~Schematic~2D~(S/P~1906A)$






Figure 7-6. Replacement for Power Supply Board A5 Component Locator (S/P 1750A)





NOTES:

1.UNLESS OTHERWISE NOTED:
RESISTANCE IN OHMS
CAPACITANCE IN PICOFARAOS
INDUCTANCE IN MICROHENRIES
2.120HZ RIPPLE ON +15V SUPPLIES
MUST NOT EXCEED 0.050V P-P


PARTS ON THIS SCHEMATIC

| A4 | A 5 | A2 | CHASIS |
|------------------------|---|-----------|---|
| C110 J1 R168-171 | C1-4,7-10, 16 CR1-4 P/O J1,2,3, 7-9 01 R1-4,26, VR 2 | P/O XA5P1 | B1 F1 J1 Q2 S1A.B P/O T1 U1-4 W2-4.7 |

1350/136

6

Figure 7-7.
Replacement for Schematic 6A (S/P 1750A)
7-9/(7-10 Blank)






Figure 7-8.
Replacement for Schematic 6B (S/P 1750A)




Figure 8-1. Schematic Diagram Symbols

Model 1350A Service

SECTION VIII

SERVICE

8-1. INTRODUCTION.

- 8-2. This section provides instructions for troubleshooting and repairing the Model 1350A Graphics Translator.
- 8-3. Detailed theory of operation and troubleshooting information are located opposite the schematics on foldout Service Sheets.
- 8-4. The Service Sheets are organized so that all schematics for each printed circuit (PC) board are grouped together. A component locator is provided for each group of schematics.

8-5. THEORY OF OPERATION.

8-6. A brief "get acquainted" description of 1350A operation is provided with the Simplified Block Diagram (figure 8-5). An overview of each PC board precedes the detailed theory for each group of schematics. The detailed theory is located opposite each schematic in a group. Figure 8-1 explains symbols that appear on the schematics.




Figure 8-2. Symbol for a Quad D Flip-Flop

- 8-7. LOGIC CONVENTIONS. Positive logic convention is used in this manual, unless otherwise noted on the schematics. Positive logic convention defines a logic "1" as the more positive voltage (high) and a logic "0" as the more negative voltage (low).
- 8-8. MNEMONICS. Signals in the 1350A have been assigned mnemonics that describe the active state and function of the signal line. A prefix letter (H,L,P, or N) indicates the active state of the signal. The remainder of the signal name indicates function of the signal. An H prefix indicates the function is active in the high state; an L prefix indicates the function is active in the low state. For edge-controlled devices, the prefix P indicates the function is active on the positive-going transition; prefix N indicates the function is active on the negative-going transition.
- 8-9. LOGIC SYMBOLOGY. This manual uses logic symbols as per American National Standards Institute standard Y32.14-1973. The purpose of these symbols is to graphically represent device functions so that operation can be understood without having to "look up" how a device works. Figures 8-2 and 8-3 show examples of ANSI Y32.14 symbols.




Figure 8-3. Symbol for a Quad Data Selector/Multiplexer

Service Model 1350A

8-10. TROUBLESHOOTING.

WARNING

Maintenance and troubleshooting procedures described herein are performed with power applied to the instrument and protective covers removed. Service should be performed only by qualified personnel who are aware of hazards involved (such as fire or electrical shock). Read the Safety Summary at the front of this manual before troubleshooting the instrument.

- **8-11. TROUBLESHOOTING PROCEDURE.** Before troubleshooting in detail, try to perform the adjustment procedures in Section V of this manual. Some apparent malfunctions may be corrected by these adjustments. Failure to obtain a correct adjustment may reveal the source of trouble.
- 8-12. If trouble is suspected, visually inspect the instrument. Look for loose or burned components that might suggest a source of trouble.
- 8-13. Verify that all circuit board connections are making good contact and are not shorting to an adjacent circuit. Sometimes a problem can be solved by cleaning printed circuit edge connectors with a pencil eraser and a clean cloth.
- 8-14. Check instrument power-supply voltages and external power source.
- 8-15. The most important prequisites for successful troubleshooting are: (a) an understanding of 1350A programming; and (b) a knowledge of 1350A circuit operation. An improper response to a programming command will often isolate the problem to a specific area.
- 8-16. TROUBLE DIAGNOSIS. A troubleshooting flow chart (figure 8-4) uses common symptoms to isolate the fault to a printed circuit board within the 1350A. Troubleshooting procedures for individual boards are located with the service sheet for that board.
- 8-17. Since the 1350A is used in systems along with an X-Y display and a computer, any suspected fault should first be isolated to a specific instrument in the system. Suspected 1350A malfunctions may actually be malfunctions in the X-Y display or in the computer.

8-18. PREVENTIVE MAINTENANCE.

8-19. Cleaning. Painted surfaces can be cleaned with a commercial, spray-type window cleaner or with a mild soap and water solution.

CAUTION

Avoid the use of chemical cleaning agents that might damage the plastics used in this instrument. Recommended cleaning agents are isopropyl alcohol, kelite (1 part kelite, 20 parts water), or a solution of 1% mild detergent and 99% water.

8-20. Corroded spots are best removed with soap and water. Stubborn residues can be removed with a fine abrasive. Protect such areas from further corrosion with an application of silicone resin such as GE DRIFILM 88.

8-21. QUICK REFERENCE TO SERVICE SHEETS.

8-22. Table 8-1 provides a quick reference to figures contained in the Service Sheets.


Table 8-1. Service Sheet Quick Reference

| Fig. | * |
|--------------|--|
| No. | Title |
| 8-4 | Troubleshooting Flow Chart (for board isolation) |
| 8-5 | Schematic 1A. Simplified Block Diagram |
| 8-6 | Schematic 1B. 1350A Wiring and Interconnect |
| | Diagram |
| 8-7 | Schematic 1C. Interface Board A2 Schematic |
| 8-8 | Input/Output Board A3 Block Diagram |
| 8-9 | 1350A Memory Organization |
| 8-10 | HP-IB Handshake Sequence for Data Transfer |
| 8-11 | Input/Output Board A3 Component Locator |
| 8-12 | Schematic 2A |
| 8-13 | Plot Absolute DO WRITE, WRITING, |
| | CHANGE DATA Sequence |
| 8-14 | Text Mode DO WRITE, WRITING, CHANGE |
| | DATA Sequence |
| | Schematic 2B |
| | Schematic 2C |
| | Schematic 2D |
| | Control Board A1 Block Diagram |
| | Control Instruction Handshake Timing |
| | Typical Frame and File Detector Response to BF |
| | Control Board A1 Component Locator |
| | Schematic 3A |
| | Schematic 3B |
| | Pointer Control Signal Timing |
| | Schematic 3C |
| | Memory Timing Signals |
| 8-27 | Schematic 3D |
| 8-28 | Schematic 3E |
| 8-29 | Display Board A4 Troubleshooting Flow Chart |
| 8-30 | Simplified Block Diagram for Schematic 4A |
| 8-31 8-32 | Component Locator for Schematic 4A Schematic 4A |
| | Schematic 4A Simplified Block Diagram for Schematics 4B-4E |
| | Rate Multiplier Timing Diagram |
| 0-04 | nave munipher rinning Diagram |

Table 8-1. Service Sheet Quick Reference (Cont'd)

| Fig. No. | Title |
|-------------|--|
| | Vector Generation Timing Diagram |
| 8-36 | Component Locator for Schematic 4B, part of |
| | Schematic 4C, and Schematic 4D |
| 8-37 | Schematic 4B |
| 8-38 | Schematic 4C |
| | Schematic 4D |
| 8-40 | Component Locator for Schematic 4E and part |
| | of Schematic 4C |
| | Schematic 4E |
| 8-42 | Character Generator Board A6 Component Locator |
| | Schematic 5 |
| 8-44 | Power Supply Board A5 Component Locator |
| 8-45 | Schematic 6A |
| 8-46 | Schematic 6B |
| 8-47 | 1350A Adjustment Locations |
| ı | |

1350A TROUBLEBHOOTING FLOW CHART (for board isolation)






Figure 8-4.
Troubleshooting Flow Chart (for board isolation) (Sheet 1 of 2)

Service Model 1350A




Figure 8-4. Troubleshooting Flow Chart (for board isolation (Sheet 2 of 2)

8-23. SIMPLIFIED BLOCK DIAGRAM DE-SCRIPTION (SERVICE SHEET 1).

Memory is the heart of the 1350A. Digital information from memory produces the X, Y, and Z analog signals that "draw" vectors on a CRT. This Display Memory, along with Vector Generator circuits, is located on the Display Board (schematics 4A-4E).

Information is read from (or written to) memory via the Control Board (schematics 3A-3E). The Control and Display boards "talk" to each other. The Control Board clocks the memory address counter and determines the type of memory cycle. On a memory-read cycle, the Display Board tells the Control Board to "wait" until the vector (as determined by memory data output from the read operation) has been completed. Upon vector completion, the Display Board signals "done" and the Control Board increments the address counter for the next memory cycle.

At power-on, random vectors appear on the CRT. Memory cells power up in an indeterminate manner (high or low at each location). The "conversation" between the Control and Display boards causes the entire memory to be scrolled through. As each location in memory is read, it outputs its "nonsense" data, contributing to the "garbage" on the CRT.

The Input/Output (I/O) Board receives commands from outside the 1350A. The I/O Board then tells the Control Board to write this meaningful data into memory.

Before vector (or character) data is sent to the I/O Board, the I/O Board should first receive commands that cause the Control Board to erase all random power-on data from memory.

When the I/O Board receives a command for the 1350A to draw a character, a flag is placed in memory. When this flag is output by the memory, the Character Generator (schematic 5) takes over command of the Vector Generator. All vectors necessary to produce the character are generated by a Read Only Memory (ROM) on the Character Generator Board. This conserves space in the main memory.





Figure 8-5. 1350A Simplified Block Diagram




"conversation" ards causes the as each location onsense" data, RT.

commands from tells the Control to memory.

ent to the I/O eive commands random power-

nd for the 1350A memory. When the Character mmand of the to produce the Memory (ROM) conserves space






Figure 8-6.
Schematic 1B, 1350A Wiring and Interconnect Diagram

| PIN CONNECTION TABLE XA1P1 (CONTROL BOARD) | | | |
|--|---|----------------------|-----------------------|
| PIN | SIGNAL | ORIGIN PIN | CONNECTS TO |
| | +15 V | • | |
| | −15V N=LOAD ADDR CTR | XA1P1-3 | XA4P1-61 |
| _ | N=LOAD ADDR CTR -5V | * | * |
| | N=STORE POINTER ADDR | XA1P1-5 | XA4P1-67 |
| - | N=MEMORY CLK | XA1P1-6 | XA4P1-57 |
| | P=FIND FILE | XA1P1-7 XA1P1-8 | XA4P1-53 XA4P1-55 |
| | L=MEM CHIP ENABLE L=CHAR | XA6P1-5 | XA1P1-9; |
| 3 | E-OHAH | | XA3P1-100 |
| | +5 V | * | * VA4D4 44: |
| 11 | 24.6 MHz | XA4P2-71 | XA1P1-11; XA3P1-50 |
| 12 | +5 V | • | • |
| 13 | L=DO WRITE | XA3P1-48 | XA1P1-13 |
| 14 | L=WRITING | XA1P1-14 | XA3P1-7 |
| 15 | L=VECTOR BUSY | XA4P2-63 | XA1P1-15; XA3P1-45 |
| 16 | CND | • | XA3P1-45 |
| 16 17 | GND D-13 | XA1P1-17 | XA4P1-49 |
| 18 | NOT USED | | XA3P1-47; |
| | | | XA1P1-18 |
| 19 | P=CHAR LATCH X | XA4P2-23 | XA1P1-19 XA1P1-20; |
| 20 | L=INTERFACE HOLDOFF | XA3P1-85 | XA1P1-20; XA4P2-33 |
| 21 | P=CHAR LATCH Y | XA4P2-25 | XA4P2-21 |
| 22 | P=LATCH X | XA1P1-24 | XA4P2-15 |
| 23 | L=LOAD ADDR | XA1P1-23 | XA4P1-73 |
| 24 | P=LATCH Y | XA1P1-22 | XA4P2-17 |
| 25 | L=CHAR HOLDOFF | XA4P2-19 XA1P1-26 | XA1P1-25 XA3P1-86; |
| 26 | P=X ADDR | AA1F 1-20 | XA4P2-35 |
| 27 | POINTER SEL 2 | XA1P1-27 | XA4P1-63 |
| 28 | NC BOINTED SEL 1 | XA1P1-29 | XA4P1-65 |
| 29 30 | POINTER SEL 1 P=Y ADDR | XA1P1-30 | XA3P1-80; |
| 00 | . , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | XA4P2-21 |
| 31 | N=CHANGE DATA | XA1P1-31 | XA3P1-44 |
| 32 | NOT USED | | XA1P1-32; XA3P1-56 |
| | L=MEMORY OUTPUT ENABLE | XA1P1-33 | XA4P1-40 |
| 33 34 | L=VECTOR INHIBIT | XA1P1-34 | XA4P2-43 |
| 35 | L=CHAR OUTPUT ENABLE | XA1P1-35 | XA4P2-27 |
| 36 | L=CONTROL BUSY | XA1P1-36 | XA3P1-42 |
| 37 | NOT USED | | XA1P1-37; |
| | | | XA3P1-82; XA4P1-75 |
| 20 | 12 | XA3P1-6 | XA1P1-38 |
| 38 39 | H=FILE FOUND | XA4P1-51 | XA1P1-39 |
| 40 | 11 | XA3P1-8 | XA1P1-40 |
| 41 | N=CONTROL GET BUSY | XA3P1-49 | XA1P1-41 |
| 42 | L=BLANK VECTOR | XA1P1-42 XA3P1-52 | XA4P2-41 XA1P1-43 |
| 43 44 | L=RESET | XA3P1-52 XA3P1-14 | XA1P1-43 |
| 45 | A0 | XA4P1-6 | XA1P1-45; |
| | • | | XA3P1-46; |
| | | | XA3P1-93 |
| 46 | 13 | XA3P1-10 XA3P1-33 | XA1P1-46 XA1P1-47 |
| 47 48 | PE BIT N=LATCH INST | XA3P1-33 | XA1P1-48 |
| 49 | D12 | XA1P1-49 | XA4P1-47 |
| 50 | 15 | XA3P1-12 | XA1P1-50 |
| 51 | D11 | XA1P1-51 | XA4P1-45 |
| 52 | ID12 | XA3P1-20 XA1P1-53 | XA1P1-52 XA4P1-39 |
| 53 54 | D8 ID11 | XA1P1-53 XA3P1-18 | XA1P1-54 |
| 54 55 | D9 | XA1P1-55 | XA4P1-41 |
| 56 | ID10 | XA3P1-27 | XA1P1-56 |
| 57 | D10 | XA1P1-57 | XA4P1-43 |
| 58 | ID9 | XA3P1-25 | XA1P1-58 |
| 59 | D7 | XA1P1-59 XA3P1-21 | XA4P1-37 XA1P1-60 |
| 60 61 | ID8 D6 | XA3P1-21 XA1P1-61 | XA4P1-35 |
| 62 | ID7 | XA3P1-23 | XA1P1-62 |
| 63 | D5 | XA1P1-63 | XA4P1-33 |
| 64 | ID6 | XA3P1-19 | XA1P1-64 |

| | | ORIGIN | CONNECTS TO |
|-----|--------------|-------------|-------------|
| PIN | SIGNAL | PIN | COMMECTS |
| 65 | D4 | XA1P1-65 | XA4P1-31 |
| 66 | ID5 | XA3P1-17 | XA1P1-66 |
| 67 | D3 | XA1P1-67 | XA4P1-29 |
| 68 | ID4 | XA3P1-31 | XA1P1-68 |
| 69 | D2 | XA1P1-69 | XA4P1-27 |
| 70 | ID3 | XA3P1-24 | XA1P1-70 |
| 71 | D1 | XA1P1-71 | XA4P1-25 |
| 72 | ID2 | XA3P1-22 | XA1P1-72 |
| 73 | NOT USED | | XA1P1-73; |
| | | | XA3P1-59 |
| 74 | ID1 | XA3P1-29 | XA1P1-74 |
| 75 | N=CLR ADDR | XA1P1-75 | XA4P1-59 |
| 76 | ID13 | XA3P1-9 | XA1P1-76 |
| 77 | LINE SYNC | XA5P1-F | XA1P1-77 |
| 78 | NOT USED | | XA1P1-78; |
| , , | | | XA3P1-16 |
| 79 | PARA BIT 2 | XA1P1-79 | XA4P1-15 |
| 80 | PARA BIT 1 | XA1P1-80 | XA4P1-13 |
| 81 | PARA BIT 4 | XA1P1-81 | XA4P1-19 |
| 82 | PARA BIT 3 | XA1P1-82 | XA4P1-17 |
| 83 | PARA BIT 6 | XA1P1-83 | XA4P1-23 |
| 84 | PARA BIT 5 | XA1P1-84 | XA4P1-21 |
| 85 | L=CTRL INST | XA3P1-54 | XA1P1-85 |
| 86 | L=WRITE DATA | XA1P1-86 | XA4P1-26 |
| 97 | L=WRITE PB0 | XA1P1-87 | XA4P1-24 |
| 88 | L=WRITE PB5 | XA1P1-88 | XA4P1-22 |
| 89 | L=WRITE PB4 | XA1P1-89 | XA4P1-20 |
| 90 | L=WRITE PB3 | XA1P1-90 | XA4P1-18 |
| 91 | L=WRITE PB2 | XA1P1-91 | XA4P1-16 |
| 92 | L=WRITE PB1 | XA1P1-92 | XA4P1-14 |
| 93 | PBO-1 | XA4P1-28 | XA1P1-93: |
| 93 | FBO-1 | 7.1 tt 1 20 | XA3P1-77 |
| 94 | PBO-2 | XA4P1-30 | XA1P1-94: |
| 3- | 1502 | 70.11. | XA3P1-79 |
| 95 | Z 0 | XA4P2-5 | XA1P1-95 |
| 96 | L=BLANK CHAR | XA4P2-29 | XA1P1-96 |
| 97 | Z2 | XA4P2-9 | XA1P1-97 |
| 98 | Z1 | XA4P2-7 | XA1P1-98 |
| 98 | Z1 Z4 | XA4P2-13 | XA1P1-99 |
| 100 | Z4 Z3 | XA4P2-13 | XA1P1-100 |

*See Pin Connection Table XA5P1 (Power Supply) for Origins and Connections on Supply Voltage and GND.

| PIN CONNECTION TABLE XA3P1 (I/O BOARD) | | | |
|--|--------------|---------------|-------------|
| PIN | SIGNAL | ORIGIN PIN | CONNECTS TO |
| 1 | GND | * | • |
| 2 | +5 V | • | • |
| 3 | GND | • | • |
| 4 | +5 V | • | • |
| 5 | N=LATCH INST | XA3P1-5 | XA3P1-48 |
| 6 | 12 | XA3P1-6 | XA3P1-38 |
| 7 | L=WRITING | XA3P1-14 | XA3P1-7 |
| 8 | l1 | XA3P1-8 | XA1P1-40 |
| 9 | ID13 | XA3P1-9 | XA1P1-76 |
| 10 | 13 | XA3P1-10 | XA1P1-46 |
| 11 | NC | | |
| 12 | 15 | XA3P1-12 | XA1P1-50 |
| 13 | NC | | |
| 14 | 14 | XABP1-14 | XA1P1-44 |
| 15 | NC | | |
| 16 | NOT USED | | XA1P1-78; |
| | | | XA3P1-16 |
| 17 | 105 | XA3P1-17 | XA1P1-66 |
| 18 | ID11 | XA3P1-18 | XA1P1-54 |
| 19 | ID6 | XA3P1-19 | XA1P1-64 |
| 20 | ID12 | XA3P1-20 | XA1P1-52 |
| 21 | ID8 | XA3P1-21 | XA1P1-60 |
| 22 | ID2 | XA3P1-22 | XA1P1-72 |
| 23 | ID7 | XA3P1-23 | XA1P1-62 |
| 24 | ID3 | XA3P1-24 | XA1P1-70 |
| 25 | ID9 | XA3P1-25 | XA1P1-58 |

| | | ORIGIN | |
|--------------|----------------------------------|----------------------|-----------------------|
| PIN | SIGNAL | PIN | CONNECTS TO |
| 26 27 | NC ID10 | XA3P1-27 | XA1P1-56 |
| 28 | NC | AAGI 1-21 | XXII I 30 |
| 29 | ID1 | XA3P1-29 | XA1P1-74 |
| 30 | NC | | |
| 31 | ID4 | XA3P1-31 | XA1P1-68 |
| 32 33 | NC PE BIT | XA3P1-33 | XA1P1-47 |
| 34 | NC | AA01 1 00 | AA11 1 37 |
| Ī | | | |
| \downarrow | | | |
| 1 41 | | | |
| 42 | L=CONTROL BUSY | XA1P1-36 | XA3P1-42 |
| 43 | NC | | |
| 44 | N=CHANGE DATA | XA1P1-31 | XA3P1-44 |
| 45 | L=VECT BUSY | XA4P2-69 | XA1P1-15 |
| AC | 40 | XA4P1-6 | XA1P1-45 XA1P1-45; |
| 46 | A0 | VQ4L 1-0 | XA3P1-46; |
| | | | XA3P1-93 |
| 47 | NOT USED | | XA3P1-47; |
| | 1 - DO WEITE | VA0D4 40 | XA1P1-18 XA1P1-13 |
| 48 49 | L=DO WRITE N=CONTROL GET BUSY | XA3P1-48 XA3P1-49 | XA1P1-13 XA1P1-41 |
| 50 | 24.6 MHz | XA4P2-71 | XA3P1-50; |
| | | | XA1P1-11 |
| 51 | L=PROGL | XA3P1-51 | XA5P1-C |
| 52 | L=RESET | XA3P1-52 XA3P1-53 | XA1P1-43 XA5P1-B |
| 53 54 | L=DATAL L=CTRL INST | XA3P1-53 XA3P1-54 | XA1P1-85 |
| 55 | NOT USED | 70.00 | XA5P1-D; |
| | | | XA3P1-55 |
| 56 | NOT USED | | XA1P1-32; |
| 57 | L=POWER INTERRUPT | XA3P1-57 | XA3P1-56 XA5P1 |
| 58 | +12 V | * | * |
| 59 | NOT USED | | XA1P1-73; |
| | | _ | XA3P1-59 |
| 60 61 | +15 V NOT USED | - | XA3P1-61; |
| ï | NOT USED | | XA4P1-58 |
| | | | XA3P1-62; |
| | | | XA4P1-60 |
| | | | XA3P1-63; XA4P1-54 |
| ı | | | XA3P1-64; |
| - 1 | | | XA4P1-56 |
| | | | XA3P1-65; |
| | | | XA4P1-50 |
| - 1 | | | XA3P1-66; XA4P1-48 |
| | | | XA3P1-67; |
| - 1 | | | XA4P1-42 |
| | | | XA3P1-68; |
| İ | | | XA4P1-46 |
| ₩ | | | XA3P1-69; XA4P1-52 |
| 70 | | | XA3P1-70; |
| ,0 | | | XA4P1-44 |
| 71 | PBO5 | XA4P1-36 | XA3P1-71 |
| 72 | PBO6 | XA4P1-38 | XA3P1-72 |
| 73 74 | PBO4 -5 V | XA4P1-34 * | XA3P1-73 |
| 75 | -5 V PBO3 | XA4P1-32 | XA3P1-75 |
| 76 | -15 V | • | • |
| 77 | PBO1 | XA4P1-28 | XA1P1-93; |
| | NC | | XA3P1-77 |
| 78 79 | NC PBO2 | XA4P1-30 | XA1P1-94; |
| 19 | . 502 | | XA3P1-79 |
| 80 | P=YADDR | XA1P1-30 | XA3P1-80; |
| | | | XA4P2-21 |

| | | ORIGIN | |
|--|---|-----------------------|---|
| PIN | SIGNAL | PIN | CONNECTS TO |
| 81 | NOT USED | | XA3P1-81; |
| 1 | | | XA4P2-20 |
| 1 | | | XA3P1-82; XA4P1-75; |
| | | | XA1P1-37 |
| ŧ | | | XA3P1-63 |
| 84 | | | XA3P1-84 |
| 85 | L=INTERFACE HOLDOFF | XA3P1-85 | XA1P1-20; |
| | 2 111/2/11/102 /1022 07/ | | XA4P2-33 |
| 86 | P=XADDR | XA1P1-26 | XA3P1-86; |
| | | | XA4P2-35 |
| 87 | NOT USED | | XA3P1-87; |
| 1 | | | XA4P1-12 |
| 1 | | | XA3P1-88; |
| | | | XA4P1-11 |
| | | | XA3P1-89; XA4P1-10 |
| 1 | | | XA3P1-90; |
| | | | XA4P1-9 |
| | | | XA3P1-91; |
| * | | | XA4P1-8 |
| 92 | | | XA3P1-92; |
| 02 | | | XA4P1-7 |
| 93 | A0 | XA4P1-6 | XA1P1-45; |
| | | | XA3P1-46; |
| | | | XA3P1-93 |
| 94 | NOT USED | | XA3P1-94; |
| | | | XA4P1-5 |
| 1 | | | XA3P1-95; XA4P1-4 |
| 1 | | | XA3P1-96; |
| ₩ | | | XA4P1-3 |
| 1 97 | | | XA3P1-97; |
| 91 | | | XA4P1-1 |
| 98 | NC | | |
| 99 | NOT USED | | XA3P1-99; |
| | | | XA4P1-2 |
| | NOT USED | | XA3P1-100; |
| 100 | | | XA1P1-9: |
| 100 | | | XA6P1-5 |
| See F | Pin Connection Table XA5P1 (Pow pply Voltage and GND. | rer Supply) for Origi | |
| See F | Pin Connection Table XA5P1 (Pow | | ns and Connection |
| See F | Pin Connection Table XA5P1 (Pow pply Voltage and GND. | | ns and Connection |
| See F | Pin Connection Table XASP1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARD | ns and Connection |
| See F | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P | 1 (DISPLAY BOARD | ns and Connection CONNECTS T |
| See Fon Su | Pin Connection Table XASP1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARD | CONNECTS T XA3P1-97; |
| See Fon Su | Pin Connection Table XASP1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARD | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 |
| See F | Pin Connection Table XASP1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARD | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; |
| See F | Pin Connection Table XASP1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARD | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 |
| See F | Pin Connection Table XASP1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARD | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; |
| See For Supplemental Supplement | Pin Connection Table XASP1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARD | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 |
| See F | Pin Connection Table XASP1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARD | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-96; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; |
| See Fon Sul | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 |
| See Fon Su | Pin Connection Table XASP1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARD | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-5 XA1P1-45; |
| PIN 1 | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 XA1P1-45; XA3P1-93 |
| See Fon Sul | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-5 XA1P1-45; |
| PIN 1 | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 XA1P1-45; XA3P1-93; XA3P1-93; XA3P1-92; |
| PIN 1 | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-96; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 XA1P1-45; XA3P1-92; XA3P1-92; XA4P1-7 |
| PIN 1 | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-5 XA1P1-45; XA3P1-92; XA3P1-92; XA4P1-7 XA3P1-91; |
| PIN 1 | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-96; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 XA1P1-45; XA3P1-92; XA4P1-7 XA3P1-91; XA4P1-8 XA3P1-90; XA4P1-90; |
| PIN 1 | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-5 XA1P1-45; XA3P1-92; XA4P1-7 XA3P1-91; XA4P1-8 XA3P1-91; XA4P1-9 XA3P1-99; |
| PIN 1 5 8 | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-96; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 XA1P1-45; XA3P1-92; XA4P1-7 XA3P1-91; XA4P1-8 XA3P1-90; XA4P1-9 XA3P1-89; XA4P1-8 XA3P1-89; XA4P1-10 |
| PIN 1 | Pin Connection Table XA5P1 (Pow pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | ORIGIN PIN | CONNECTS T XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-5 XA1P1-45; XA3P1-92; XA4P1-7 XA3P1-91; XA4P1-8 XA3P1-91; XA4P1-9 XA3P1-99; |

Service

| | - |
|--|---|
| PIN 12 | NOT USED |
| 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 | PARA BIT 1 L=WRITE DATA PARA BIT 2 L=WRITE DATA PARA BIT 3 L=WRITE DATA PARA BIT 5 L=WRITE DATA PARA BIT 6 L=WRITE DATA D1 L=WRITE DATA D2 PB01 |
| 29 | D3 |
| 30 | PB02 |
| 31 32 33 34 35 36 37 38 39 40 41 42 | D4 PB03 D5 PB04 D6 PB05 D7 PB06 D8 L=MEMORY OL D9 NOT USED |
| 43 | D10 |
| 44 | NOT USED |
| 45 | D11 |
| 4 6 | NOT USED |
| 47 | D12 |
| 48 | NOT USED |
| 49 | D13 |
| 50 | NOT USED |
| 51 | H=FILE FOUNI |
| 52 | NOT USED |
| 53 | P=FIND FILE |
| 54 | NOT USED |
| 55 | L=MEMORY C |
| 56 | NOT USED |
| 57 | N≓MEMORY C |
| 58 | NOT USED |
| 59 | N=CLR ADDR |
| 60 | NOT USED |
| 61 62 63 64 65 66 67 68 69 70 | -5 V POINTER SEL +12 V N=STORE POI +12 V NC |

8-6

ont'd)

A4P1-31 A1P1-66 A4P1-29 A1P1-68 A4P1-27 A1P1-70 A4P1-25 A1P1-72 A1P1-72 A1P1-73; XA3P1-59 A1P1-78 A4P1-59 A1P1-78 A4P1-78 A4P1-15 A4P1-13 A4P1-13 A4P1-13 A4P1-12 A4P1-23 A4P1-24 A4P1-24 A4P1-26 A4P1-26 A4P1-20 A4P1-20 A4P1-18 A4P1-18 A4P1-18

A1P1-100
Connections

AA3P1-77 A1P1-94; XA3P1-79 A1P1-95 A1P1-96 A1P1-97 A1P1-98

A1P1-99

A4P1-14 A1P1-93; XA3P1-77

INNECTS TO

A3P1-48 A3P1-38 A3P1-7 A1P1-40 A1P1-76 A1P1-46 A1P1-50 A1P1-44 A1P1-78; XA3P1-16

A1P1-46 A1P1-50 A1P1-44 A1P1-78; XA3P1-16 A1P1-66 A1P1-64 A1P1-52 A1P1-60 A1P1-72 A1P1-62 A1P1-70 A1P1-70 A1P1-58

| | PIN CONNECTION TABLE X | (A3P1 (I/O BOARD | (Cont'd) |
|------------|----------------------------------|----------------------|------------------------|
| PIN | SIGNAL | ORIGIN PIN | CONNECTS TO |
| 26 | NC | V4004 07 | V44D4 50 |
| 27 28 | ID10 NC | XA3P1-27 | XA1P1-56 |
| 29 30 | ID1 NC | XA3P1-29 | XA1P1-74 |
| 31 | ID4 | XA3P1-31 | XA1P1-68 |
| 32 33 | NC PE BIT | XA3P1-33 | XA1P1-47 |
| 34 | NC | | |
| 1 | | | |
| 41 | | | |
| 42 43 | L=CONTROL BUSY NC | XA1P1-36 | XA3P1-42 |
| 44 | N=CHANGE DATA | XA1P1-31 | XA3P1-44 |
| 45 | L=VECT BUSY | XA4P2-69 | XA1P1-15 XA1P1-45 |
| 46 | Α0 | XA4P1-6 | XA1P1-45; XA3P1-48; |
| | | | XA3P1-93 |
| 47 | NOT USED | | XA3P1-47; XA1P1-18 |
| 48 49 | L=DO WRITE N=CONTROL GET BUSY | XA3P1-48 XA3P1-49 | XA1P1-13 XA1P1-41 |
| 50 | 24.6 MHz | XA4P2-71 | XA3P1-50; |
| 51 | L=PROGL | XA3P1-51 | XA1P1-11 XA5P1-C |
| 52 | L=RESET | XA3P1-52 | XA1P1-43 |
| 53 54 | L=DATAL L=CTRL INST | XA3P1-53 XA3P1-54 | XA5P1-B XA1P1-85 |
| 55 | NOT USED | | XA5P1-D; |
| 56 | NOT USED | | XA3P1-55 XA1P1-32; |
| 57 | L=POWER INTERRUPT | XA3P1-57 | XA3P1-56 XA5P1 |
| 58 | +12 V | * | • |
| 59 60 | NOT USED | • | XA1P1-73; XA3P1-59 |
| 61 | NOT USED | | XA3P1-61; |
| | | | XA4P1-58 XA3P1-62; |
| | | | XA4P1-60 XA3P1-63; |
| | | | XA4P1-54 |
| | | | XA3P1-64; XA4P1-56 |
| | | | XA3P1-65; |
| | | | XA4P1-50 XA3P1-66; |
| | | | XA4P1-48 |
| | | | XA3P1-67; XA4P1-42 |
| | | | XA3P1-68; XA4P1-46 |
| | | | XA3P1-69; |
| 7 0 | | | XA4P1-52 XA3P1-70; |
| /* | | | XA4P1-44 |
| 71 72 | PBO5 PBO6 | XA4P1-36 XA4P1-38 | XA3P1-71 XA3P1-72 |
| 73 | PBO4 | XA4P1-34 | XA3P1-73 |
| 74 75 | - 5 V PBO3 | XA4P1-32 | XA3P1-75 |
| 76 77 | -15 V PBO1 | * XA4P1-28 | XA1P1-93; |
| 78 | NC | | XA3P1-77 |
| 79 | PBO2 | XA4P1-30 | XA1P1-94; XA3P1-79 |
| 80 | P=YADDR | XA1P1-30 | XA3P1-80; XA4P2-21 |
| | | | |

| PIN | SIGNAL | ORIGIN PIN | CONNECTS TO |
|-------------|--|-----------------------------------|---|
| 81 | NOT USED | | XA3P1-81; |
| 1 | | | XA4P2-20 |
| 1 | | | XA3P1-82; |
| ı | | | XA4P1-75; XA1P1-37 |
| * | | | XA3P1-83 |
| 84 | | | XA3P1-84 |
| 85 | L=INTERFACE HOLDOFF | XA3P1-85 | XA1P1-20; XA4P2-33 |
| 86 | P=XADDR | XA1P1-26 | XA4P2-33 XA3P1-86; |
| 00 | r-AADDR | XXII 1 20 | XA4P2-35 |
| 87 | NOT USED | | XA3P1-87; |
| 1 | | | XA4P1-12 |
| | | | XA3P1-88; XA4P1-11 |
| - | | | XA3P1-89; |
| | | | XA4P1-10 |
| | | | XA3P1-90: |
| | | | XA4P1-9 XA3P1-91; |
| * | | | XA4P1-8 |
| 92 | | | XA3P1-92; |
| | | VA4D1 6 | XA4P1-7 XA1P1-45; |
| 93 | Α0 | XA4P1-6 | XA3P1-46; |
| | | | XA3P1-93 |
| 94 | NOT USED | | XA3P1-94; |
| - | | | XA4P1-5 XA3P1-95; |
| - | | | XA4P1-4 |
| 1 | | | XA3P1-96; |
| Y | | | XA4P1-3 |
| 97 | | | XA3P1-97; XA4P1-1 |
| 98 | NC | | A |
| 99 | NOT USED | | XA3P1-99; |
| 100 | NOT USED | | XA4P1-2 XA3P1-100; |
| 100 | NO. 6025 | | XA1P1-9; |
| | | | XA6P1-5 |
| | | | |
| | PIN CONNECTION TABLE YAAR | | |
| | pply Voltage and GND. PIN CONNECTION TABLE XA4P | 1 (DISPLAY BOARI ORIGIN | D) |
| on Su | oply Voltage and GND. | 1 (DISPLAY BOARI | |
| on Su | pply Voltage and GND. PIN CONNECTION TABLE XA4P | 1 (DISPLAY BOARI ORIGIN | CONNECTS TO |
| PIN | pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARI ORIGIN | CONNECTS TO XA3P1-97; XA4P1-1 |
| PIN | pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARI ORIGIN | CONNECTS TO |
| PIN | pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARI ORIGIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; |
| PIN | pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARI ORIGIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 |
| PIN | pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARI ORIGIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; |
| PIN | pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARI ORIGIN | XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; |
| PIN 1 | pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | 1 (DISPLAY BOARI ORIGIN PIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 |
| PIN 1 | pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL | 1 (DISPLAY BOARI ORIGIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 XA1P1-45; |
| PIN 1 | pply Voltage and GND. PIN CONNECTION TABLE XA4P SIGNAL NOT USED | 1 (DISPLAY BOARI ORIGIN PIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 |
| PIN 1 5 8 | PIN CONNECTION TABLE XA4P SIGNAL NOT USED | 1 (DISPLAY BOARI ORIGIN PIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 XA1P1-45; XA3P1-92; XA4P1-92; XA4P1-7 |
| PIN 1 5 5 8 | PIN CONNECTION TABLE XA4P SIGNAL NOT USED | 1 (DISPLAY BOARI ORIGIN PIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-5 XA1P1-45; XA3P1-92; XA3P1-92; XA3P1-93; XA3P1-93; XA3P1-92; XA4P1-7 XA3P1-91; |
| PIN 1 5 5 8 | PIN CONNECTION TABLE XA4P SIGNAL NOT USED | 1 (DISPLAY BOARI ORIGIN PIN | XA3P1-97: XA4P1-1 XA3P1-99: XA4P1-2 XA3P1-96: XA4P1-3 XA3P1-95: XA4P1-4 XA3P1-94: XA4P1-5 XA1P1-45: XA3P1-92: XA4P1-7 XA3P1-91: XA4P1-8 |
| PIN 1 5 5 8 | PIN CONNECTION TABLE XA4P SIGNAL NOT USED | 1 (DISPLAY BOARI ORIGIN PIN | CONNECTS TO XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-5 XA1P1-45; XA3P1-92; XA3P1-92; XA3P1-93; XA3P1-93; XA3P1-92; XA4P1-7 XA3P1-91; |
| PIN 1 5 5 8 | PIN CONNECTION TABLE XA4P SIGNAL NOT USED | 1 (DISPLAY BOARI ORIGIN PIN | XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-95; XA4P1-5 XA1P1-45; XA3P1-92; XA3P1-93; XA3P1-92; XA4P1-7 XA3P1-91; XA4P1-8 XA3P1-90; XA4P1-8 XA3P1-99; XA4P1-9 |
| PIN 1 5 8 | PIN CONNECTION TABLE XA4P SIGNAL NOT USED | 1 (DISPLAY BOARI ORIGIN PIN | XA3P1-97; XA4P1-1 XA3P1-99; XA4P1-2 XA3P1-96; XA4P1-3 XA3P1-95; XA4P1-4 XA3P1-94; XA4P1-5 XA1P1-45; XA3P1-92; XA4P1-7 XA3P1-91; XA4P1-8 XA3P1-90; XA4P1-9 |

Service Model 1350A

| PIN CONNECTION TABLE XA4P1 (DISPLAY BOARD) (Cont'd) | | | |
|---|------------------------|----------------------|-----------------------|
| PIN | SIGNAL | ORIGIN PIN | CONNECTS TO |
| 12 | NOT USED | | XA3P1-87; XA4P1-12 |
| 13 F | PARA BIT 1 | XA1P1-80 | XA4P1-13 |
| | =WRITE DATA PB1 | XA1P1-92 | XA4P1-14 |
| | PARA BIT 2 | XA1P1-79 | XA4P1-15 |
| | =WRITE DATA PB2 | XA1P1-91 | XA4P1-16 |
| 17 I | PARA BIT 3 | XA1P1-82 | XA4P1-17 |
| 18 I | L=WRITE DATA PB3 | XA1P1-90 | XA4P1-18 |
| | PARA BIT 4 | XA1P1-81 | XA4P1-19 |
| 20 | L=WRITE DATA PB4 | XA1P1-89 | XA4P1-20 |
| | PARA BIT 5 | XA1P1-84 | XA4P1-21 |
| | L≕WRITE DATA PB5 | XA1P1-88 | XA4P1-22 |
| _ | PARA BIT 6 | XA1P1-83 | XA4P1-23 |
| | L=WRITE DATA PB0 | XA1P1-87 | XA4P1-24 |
| | D1 | XA1P1-71 | XA4P1-25 XA4P1-26 |
| | L=WRITE DATA | XA1P1-86 | XA4P1-26 XA4P1-27 |
| | D2 | XA1P1-69 | XA1P1-93; |
| 28 | PB01 | XA4P1-28 | XA1P1-93, XA3P1-77 |
| 29 | D3 | XA1P1-67 | XA4P1-29 |
| | PB02 | XA4P1-30 | XA1P1-94; XA3P1-79 |
| 0.0 | D.4 | XA1P1-65 | XA3P1-79 XA4P1-31 |
| | D4 | XA1P1-65 XA4P1-32 | XA4P1-31 XA4P1-32 |
| | PB03 | XA4P1-32 XA1P1-63 | XA4P1-32 XA4P1-33 |
| | D5 | XA1P1-63 XA4P1-34 | XA4P1-33 XA4P1-34 |
| | PB04 | XA4P1-34 XA1P1-61 | XA4P1-35 |
| | D6 PB05 | XA4P1-36 | XA4P1-36 |
| | D7 | XA1P1-59 | XA4P1-37 |
| | PB06 | XA4P1-38 | XA4P1-38 |
| | D8 | XA1P1-53 | XA4P1-39 |
| | L=MEMORY OUTPUT ENABLE | XA1P1-33 | XA4P1-40 |
| | D9 | XA1P1-55 | XA4P1-41 |
| | NOT USED | | XA3P1-67; |
| | | VA - 5- | XA4P1-42 |
| | D10 NOT USED | XA1P1-57 | XA4P1-43 XA3P1-70; |
| | | | XA4P1-44 |
| 45 | D11 | XA1P1-51 | XA4P1-45 |
| 46 | NOT USED | | XA3P1-68; |
| | | | XA4P1-46 |
| | D12 | XA1P1-49 | XA4P1-47 |
| 48 | NOT USED | | XA3P1-66; |
| | | | XA4P1-48 |
| 49 | D13 | XA1P1-17 | XA4P1-49 |
| 50 | NOT USED | | XA3P1-65; |
| | | | XA4P1-50 |
| 51 | H=FILE FOUND | XA4P1-51 | XA1P1-39 |
| 52 | NOT USED | | XA3P1-69; |
| | | | XA4P1-52 |
| 53 | P=FIND FILE | XA1P1-7 | XA4P1-53 |
| 54 | NOT USED | | XA3P1-63; |
| | | V4454 5 | XA4P1-54 |
| 55 | L=MEMORY CHIP ENABLE | XA1P1-8 | XA4P1-55 |
| 56 | NOT USED | | XA3P1-64; XA4P1-56 |
| | N. MEMORY OF P | VA4D4 9 | XA4P1-56 XA4P1-57 |
| 57 | N=MEMORY CLK | XA1P1-8 | XA4P1-57 XA3P1-61; |
| 58 | NOT USED | | XA3P1-61; XA3P1-58 |
| 50 | N-CI B ADDD | XA1P1-75 | XA3P1-56 XA4P1-59 |
| 59 | N=CLR ADDR | AA IF (*/3 | XA4P1-59 XA3P1-62: |
| 60 | NOT USED | | XA4P1-60 |
| 61 | N=LOAD ADDR CTR | XA1P1-3 | XA4P1-81 |
| 62 | NC | | |
| 63 | POINTER SEL 2 | XA1P1-27 | XA4P1-63 |
| 64 | -5 ∨ | | * |
| 65 | POINTER SEL 1 | XA1P1-29 | XA4P1-65 |
| 66 | +12 V | VA454.5 | VA484 67 |
| 67 | N=STORE POINTER ADDR | XA1P1-5 | XA4P1-67 |
| 68 | +12 V | • | • |
| 69 | NC | • | • |
| 70 | +5 V | - | - |
| | | | |
| | | | |

| 72 +5 V • • • • • • • • • • • • • • • • • • | тѕ то |
|--|------------------|
| 72 +5 V 73 L=LOAD ADDRESS XA1P1-23 XA4P1 74 GND 75 NOT USED XA11 76 GND 77 GND 78 GND 79 +5 V 80 +5 V 80 +5 V PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) PIN SIGNAL 1 +5 V 2 +5 V 3 GND 5 ZO 4 GND 5 ZO 6 GND 7 Z1 8 GND 7 Z1 8 GND 7 Z1 8 GND 7 Z1 8 GND 7 Z1 8 GND 7 Z1 8 GND 7 Z1 8 GND 8 Z2 8 XA4P2-7 8 GND 9 Z2 8 XA4P2-7 8 GND 9 Z2 8 XA4P2-9 8 XA1P1-24 8 GND 9 Z2 8 XA4P2-11 1 XA1P1-12 1 XA1P1-13 1 XA1P1-14 1 XA1P1-15 1 XA1P1-16 1 +12 V 1 XA1P1-19 1 XA1P1-19 1 XA1P1-20 1 XA1P1-20 1 XA1P1-20 1 XA1P1-20 1 XA1P1-20 2 NOT USED 2 | -84; P1-71 |
| 74 GND | , |
| 75 NOT USED XA11 XA31 XA31 XA34 76 GND | -73 |
| XA3 XA4 | |
| 76 GND 77 GND 78 GND 79 +5 V 80 +5 V **See Pin Connection Table XA5P1 (Power Supply) for Origins and Connon Supply Voltage and GND. **PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) PIN SIGNAL PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) PIN SIGNAL PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) ORIGIN PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) A GRIGN PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) A GRIGN PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) A GRIGN PIN CONNECTION TABLE XA4P2-5 XA4P2-13 XA1P1-1 XA4P2-13 XA1P1-1 XA4P2-13 XA1P1-1 XA4P2-13 XA1P1-1 XA4P2-13 XA1P1-1 XA4P2-18 NC 15 P=LATCH X XA4P2-19 XA1P1-1 XA4P2-19 XA1P1-1 XA4P2-19 XA1P1-1 XA4P2-19 XA1P1-1 XA4P2-19 XA1P1-1 XA4P2-19 XA1P1-1 XA4P2-19 XA1P1-1 XA4P2-19 XA1P1-1 XA4P2-19 XA1P1-1 XA4P2-19 NC YA4P2-20 XA1P1-1 ZA P=CHAR LATCH X XA4P2-23 XA1P1-1 XA4P2-19 NC ZA P=CHAR OUTPUT ENABLE XA1P1-35 XA4P2-19 NC ZA L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2-19 ZA L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2-29 ZA L=BLANK CHAR XA4P2-29 XA1P1-1 | P1-37; P1-82; |
| 77 GND 78 GND 79 +5 V 80 +5 V **See Pin Connection Table XA5P1 (Power Supply) for Origins and Connection Supply Voltage and GND. **PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD)** PIN SIGNAL 1 +5 V 2 +5 V 3 GND 4 GND 5 Z0 6 GND 7 Z1 8 GND 9 Z2 XA4P2-5 XA1P1-8 8 GND 9 Z2 XA4P2-7 XA1P1-11 Z3 12 NC 13 Z4 14 +12 V 15 P=LATCH Y 15 P=LATCH Y 16 +12 V 17 P=LATCH X XA1P1-24 XA4P2-13 XA1P1-15 P=LATCH X XA4P2-19 XA1P1-20 NOT USED 20 NOT USED 21 P=Y ADDR 22 NOT USED 23 P=CHAR LATCH X XA4P2-23 XA1P1-30 XA3P1-24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1-26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2-28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1-35 XA4P2-29 NC 29 L=BLANK CHAR XA4P2-29 XA1P1-35 XA4P2-29 NC 29 L=BLANK CHAR XA4P2-29 XA1P1-35 XA4P2-29 NC 29 L=BLANK CHAR XA4P2-29 XA1P1-35 XA4P2-29 NC 29 L=BLANK CHAR XA4P2-29 XA1P1-35 XA4P2-29 | • 1-75 |
| 78 GND 79 +5 V 80 +5 V **See Pin Connection Table XA5P1 (Power Supply) for Origins and Connon Supply Voltage and GND. **PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) **PIN SIGNAL PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) **PIN SIGNAL PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) **PIN CONNECTION TABLE XA4P2-5 **XA1P1-1 **** **A4P2-5 **XA1P1-2 **** **A4P2-7 **XA1P1-2 **** **A4P2-7 **XA1P1-2 **** **YA1P1-2 **YA1P1-2 **YA1P1-2 **YA1P1-2 **YA1P1-2 **YA1P1-2 **YA1P1-2 **YA1P1-2 **YA1P1-2 **YA1P1-2 **YA1P1-2 **YA1P1-3 **YA4P2-19 **XA1P1-3 **YA4P2-23 **XA1P1-3 **XA4P2-23 **XA1P1-3 **XA4P2-23 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-25 **XA1P1-3 **XA4P2-29 **XA1P1-3 **XA4P2-3 **XA1P1-3 **XA4P2-3 ** | |
| The state of the | |
| See Pin Connection Table XA5P1 (Power Supply) for Origins and Connection Supply Voltage and GND. PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) | • |
| PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) PIN SIGNAL PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) PIN SIGNAL PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) PIN SIGNAL PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) PIN CONNECTION TABLE XA4P2 (DISPLAY BOARD) 1 | • |
| PIN SIGNAL PIN CONNECT 1 +5 V | ections |
| PIN SIGNAL PIN CONNECT 1 +5 V | |
| 2 +5 V 3 GND 4 GND 5 Z0 6 GND 7 Z1 8 GND 9 Z2 10 | тѕ то |
| 2 +5 V 3 GND 4 GND 5 Z0 6 GND 7 Z1 8 GND 9 Z2 10 | |
| 3 GND 4 GND 5 Z0 5 Z0 6 GND 7 Z1 8 GND 7 Z1 8 GND 9 Z2 | |
| 4 GND 5 Z0 | |
| 6 GND 7 Z1 XA4P2-7 XA1P1- 8 GND 9 Z2 XA4P2-9 XA1P1- 10 +5 V | |
| 7 Z1 XA4P2-7 XA1P1-8 GND | 95 |
| 8 GND 9 Z2 XA4P2-9 XA1P1- 10 +5 V 11 Z3 XA4P2-11 XA1P1- 112 NC 13 Z4 XA4P2-13 XA1P1- 14 +12 V XA1P1-24 XA4P2- 15 P=LATCH Y XA1P1-24 XA4P2- 16 +12 V XA1P1-22 XA4P2- 17 P=LATCH X XA1P1-22 XA4P2- 18 NC 19 L=CHAR HOLDOFF XA4P2-19 XA1P1- 20 NOT USED XA3P1- 21 P=Y ADDR XA1P1-30 XA3P1- 22 NOT USED XA3P1- 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH X XA4P2-23 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | |
| 9 Z2 XA4P2-9 XA1P1- 10 +5 V | 98 |
| 10 +5 V 11 Z3 XA4P2-11 XA1P1- 12 NC 13 Z4 XA4P2-13 XA1P1- 14 +12 V | |
| 11 Z3 XA4P2-11 XA1P1- 12 NC 13 Z4 XA4P2-13 XA1P1- 14 +12 V • • • • 15 P=LATCH Y XA1P1-24 XA4P2- 16 +12 V • • • 17 P=LATCH X XA1P1-22 XA4P2- 18 NC 19 L=CHAR HOLDOFF XA4P2-19 XA1P1- 20 NOT USED XA3P1- 21 P=Y ADDR XA1P1-30 XA3P1- 22 NOT USED XA3P1- 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH X XA4P2-23 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | 97 |
| 12 NC 13 Z4 | 400 |
| 13 Z4 | 100 |
| 14 +12 V 15 P=LATCH Y 16 +12 V 17 P=LATCH X 18 NC 19 L=CHAR HOLDOFF 20 NOT USED 21 P=Y ADDR 22 NOT USED 23 P=CHAR LATCH X 344P2-23 XA1P1-26 NC 25 P=CHAR LATCH Y 26 NC 27 L=CHAR OUTPUT ENABLE 30 C XA4P2-29 XA1P1-35 30 -15 V 344P2-29 XA1P1-30 344P2-29 XA1P1-35 344P2-29 XA1P1-36 354P2-28 NC 364P2-29 XA1P1-37 3654P2-29 XA1P1-37 37 384P2-29 XA1P1-37 | 00 |
| 15 P=LATCH Y | 99 |
| 16 +12 V 17 P=LATCH X 18 NC 19 L=CHAR HOLDOFF 20 NOT USED 21 P=Y ADDR 22 NOT USED 23 P=CHAR LATCH X 24 NC 25 P=CHAR LATCH Y 26 NC 27 L=CHAR OUTPUT ENABLE 30 L=BLANK CHAR 30 XA4P2-29 XA1P1-30 30 -15 V 30 XA4P2-29 XA1P1-30 30 -15 V 30 XA4P2-29 XA1P1-30 30 XA4P2-29 XA1P1-30 30 XA4P2-29 XA1P1-30 30 XA4P2-29 XA1P1-30 30 XA4P2-29 XA1P1-30 30 XA4P2-29 XA1P1-30 30 XA4P2-29 XA1P1-30 30 XA4P2-29 XA1P1-30 30 XA4P2-29 XA1P1-30 30 XA4P2-29 XA1P1-30 | .15 |
| 17 P=LATCH X XA1P1-22 XA4P2- 18 NC 19 L=CHAR HOLDOFF XA4P2-19 XA1P1- 20 NOT USED XA3P1- 21 P=Y ADDR XA1P1-30 XA3P1- 22 NOT USED XA3P1- 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC XA4P2-25 XA1P1- 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | 10 |
| 18 NC 19 L=CHAR HOLDOFF XA4P2-19 XA1P1- 20 NOT USED XA3P1- 21 P=Y ADDR XA1P1-30 XA3P1- 22 NOT USED XA3P1- 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | .17 |
| 19 L=CHAR HOLDOFF XA4P2-19 XA1P1- 20 NOT USED XA3P1- 21 P=Y ADDR XA1P1-30 XA3P1- 22 NOT USED XA3P1- 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | ., |
| 20 NOT USED XA3P1- XA4P 21 P=Y ADDR XA1P1-30 XA3P1- 22 NOT USED XA3P1- 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | -25 |
| XA4P | |
| 21 P=Y ADDR XA1P1-30 XA3P1- XA4P 22 NOT USED XA3P1- XA4P 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | |
| 22 NOT USED XA3P1- 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | |
| 22 NOT USED XA3P1- XA4P 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | |
| 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | |
| 23 P=CHAR LATCH X XA4P2-23 XA1P1- 24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V *** | |
| 24 NC 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V *** | |
| 25 P=CHAR LATCH Y XA4P2-25 XA1P1- 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V XA4P2-29 XA1P1- | |
| 26 NC 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V | 21 |
| 27 L=CHAR OUTPUT ENABLE XA1P1-35 XA4P2- 28 NC 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V * | |
| 29 L=BLANK CHAR XA4P2-29 XA1P1- 30 -15 V * | ·27 |
| 30 –15 V | |
| 30 -15 V | |
| XA3P1 | -9; |
| 32 +15 V * * | |
| 33 L=INTERFACE HOLDOFF XA3P1-85 XA1P1- | -20; -2-33 |
| 34 NC 35 P=X ADDR XA1P1-28 XA3P1- | -86; |
| XA4F | P2-35 |
| 36 NC 40 | |

PIN CONNECTION TABLE XA4P1 (DISPLAY BOARD) (Cont'd)

Figure 8-7. Schematic 1C, Interface Board A2 Schematic (Sheet 1 of 2)

8-6




Figure 8-7. Schematic 1C, Interface Board A2 Schematic (Sheet 2 of 2) 8-7

Service

Model 1350A

8-24. HP-IB INPUT/OUTPUT ASSEMBLY A3 (SERVICE SHEET 2).

8-25. INPUT/OUTPUT (I/O) BOARD TROUBLESHOOTING (Using an HP9825A Calculator).

- 1. "LISTEN PROGRAM" check. This check shows that the I/O Board will recognize its HP-IB listen address and automatically go to "listen for program" mode.
 - a. Cycle 1350A LINE power switch.
 - b. Make 9825A entry:

[RESET] wrt 718 [EXECUTE]

c. Verify that PROGRAM LED is on: DATA LED is off. U17B pin 9 on Schematic 2A = high. U1A pin 6 (Schematic 2B) = high. If this does not work, check Ready Latch U43, Handshake circuits, Bus Receivers, and Listen Latch U17B.

NOTE

[RESET] key (or a cli 7 command) causes HP-IB IFC line to be set low momentarily.

- 2. Unlisten check. This check shows that the I/O Board will recognize an HP-IB Unlisten command. Unlisten is an ASCII? sent while ATN = low. (ASCII "?" = 63 in base 10.)
 - a. Make 9825A entry:

cmd 7,"?" [EXECUTE]

- b. Verify that PROGRAM and DATA LEDs are both off. U13 Schematic 2A detects Unlisten.
- 3. "LISTEN DATA" check. This shows that the I/O Board will automatically go to "listen for data" after it has received two "program" bytes from HP-IB.
 - a. Make 9825A entry:

[RESET] wtb718,"PA" [EXECUTE]

b. Verify that DATA LED is on: PROGRAM LED is off. U17B pin 9 (Schematic 2A) = high. U1A pin 5 (Schematic 2B) = high.

NOTE

A 9825A "wtb" statement does not generate a CR LF (Carriage Return;Line Feed) when quotes are closed.

4. Return to "listen for program" check. This shows that the I/O Board will return to "listen for program" from "listen for data" when a command-terminating ":" (colon) is received from HP-IB.

a. Make 9825A entry:

wrt 718,":" [EXECUTE]

- b. Verify that DATA LED is now off: PROGRAM LED is now on. U19B (Schematic 2B) causes "return to listen for program" when a ":" (or CR or LF) is received from HP-IB.
- 5. Clear POWER INTERRUPT LED check. This shows that the I/O Board will recognize an ASCII DC4 character (20 in base 10) in order to clear its POWER INTERRUPT LED.
 - a. Make 9825A entry:

wtb 718,20,13,10 [EXECUTE]

b. Verify that POWER INTERRUPT LED is now off. PROGRAM LED will be on. U68A pin 5 (Schematic 2D) = low.

NOTE

13 = CR (Carriage Return); 10 = LF (Line Feed).

- 6. Pen Enable (PE) check. This shows that the I/O Board will recognize its PE command and parameter.
 - a. Make 9825A entry:

wrt 718, "PE0," [EXECUTE]

- b. Verify that U35 pin 5 (Schematic 2B) is low.
- c. Make 9825A entry:

wrt 718, "PE1," [EXECUTE]

- d. Verify that U35 pin 5 is high.
- 7. Character Size (CS) check. This shows that the I/O Board will recognize its CS command and parameter.
 - a. Make 9825A entry:

wrt 718,"CS0," [EXECUTE]

- b. Verify that $U55~\mathrm{pins}~2, 5,$ and 7 (Schematic 2C) are all low.
 - c. Make 9825A entry:

wrt 718,"CS7," [EXECUTE]

d. Verify that U55 pins 2, 5, and 7 are all high. (Note: This also partly checks the BCD-to-Binary Converter circuits.)

| | N CONNECTION TABLE XA4P | | |
|----------------|------------------------------|---------------|-----------------------|
| PIN | SIGNAL | ORIGIN PIN | CONNECTS TO |
| 41 | L=BLANK VECTOR | XA1P1-42 | XA4P2-41 |
| 42 43 44 | NC L=VECTOR INHIBIT NC | XA1P1-34 | XA4P2-43 |
| | | | |
| 68 | | | |
| 69 | L=VECTOR BUSY | XA4P2-63 | XA1P1-15, |
| | | | XA3P1-45 |
| 70 | NC | | V.151 |
| 71 | 24.6 MHz | XA4P2-71 | XA1P1-11, XA3P1-50 |
| 72 | NC | | |

*See Pin Connection Table XA5P1 (Power Supply) for Origins and Connections on Supply Voltage and GND

PIN CONNECTION TABLE XA5P1 (POWER SUPPLY BOARD)

| PIN CONNECTION TABLE XASP1 (POWER SUPPLY BOARD) | | | | | | |
|---|-------------------|-------------------------------|---|--|--|--|
| PIN | SIGNAL | ORIGIN PIN | CONNECTS TO | | | |
| 1 | GND | XA5P1-1 thru 4, 12 thru 15 | XA1P1-16; XA3P1-1, 3; XA4P1-74 thru 76,78; XA4P2-3, 4, 6 | | | |
| 2 | GND | Same as Pin 1 | Same as Pin 1 | | | |
| 3 | GND | Same as Pin 1 | Same as Pin 1 | | | |
| 4 | GND | Same as Pin 1 | Same as Pin 1 | | | |
| 5 | NC | | | | | |
| 6 | NC | | | | | |
| 7 | NC | | | | | |
| 8 | +5 V | XA1P1-J,K,L,M, | XA1P1-10,12; | | | |
| | | 8 thru 11 | XA3P1-2, 4; | | | |
| | | | XA4P1-70,72,79.80; | | | |
| | | | XA4P2-1, 2, 10 | | | |
| 9 | +5 V | Same as Pin 8 | Same as Pin 8 | | | |
| 10 | +5 V | Same as Pin 8 | Same as Pin 8 | | | |
| 11 | +5 V | Same as Pin 8 | Same as Pin 8 | | | |
| 12 | GND | Same as Pin 1 | Same as PiN 1 | | | |
| 13 | GND | Same as Pin 1 | Same as Pin 1 | | | |
| 14 | GND | Same as Pin 1 | Same as Pin 1 | | | |
| 15 | GND | Same as Pin 1 | Same as Pin 1 | | | |
| Α | NC | | | | | |
| В | L=DATAL | XA3P1-53 | XA5P1-B | | | |
| С | L=PROGL | XA3P1-51 | XA5P1-C | | | |
| D | NOT USED | | XA5P1-D; | | | |
| | | | XA3P1-55 | | | |
| E | L=POWER INTERRUPT | XA3P1-57 | XA5P1-E | | | |
| F | LINE SYNC | XA5P1-F | XA1P1-77 | | | |
| н | NC | | | | | |
| J | +5 V | Same as Pin 8 | Same as Pin 8 | | | |
| K | +5 V | Same as Pin 8 | Same as Pin 8 | | | |
| L | +5 V | Same as Pin 8 | Same as Pin 8 | | | |
| М | +5 V | Same as Pin 8 | Same as Pin 8 | | | |
| N | −15 V | XA5P1-N | XA1P1-2; | | | |
| l | | | XA3P1-76; | | | |
| | | | XA4P2-30 | | | |
| Р | -5 V | XA5P1-P | XA1P1-4; | | | |
| | | | XA3P1-74; | | | |
| 1 | | | XA1P1-4 | | | |
| R | +15 V | XA5P1-R | XA1P1-1, | | | |
| | | | XA3P1-60; | | | |
| | | | XA4P2-32 | | | |
| S | +12 V | XA5P1-S | XA3P1-58; | | | |
| | | | XA4P1-66, | | | |
| l | | | XA4P2-14, 16 | | | |

- 8. BCD-to-Binary Converter check. This shows that the I/O Board will convert ASCII digits from BCD to binary.
 - a. Make 9825A entry:

wtb 718, "FL0000," [EXECUTE]


- b. Verify that pins 4, 7, 9, and 12 of U59, U60, and U61 are all low. (ID1-12 on Schematic 2C = low)
 - c. Make 9825A entry:

wtb 718,"FL2047," [EXECUTE]

- d. Verify that ID1 ID11 = high; ID12 = low (U59, U60, U61).
- 9. Plot Absolute DO WRITE check. This shows that the I/O Board will generate the DO WRITE signal from its PA command.
 - a. Make 9825A entry:

[RESET] wrt 718,"PA;";jmp 0 [EXECUTE]

b. Verify low-going pulses at U35B pin 8 (Schematic 2B) as shown below.



- c. Press 9825A [STOP] key. Ignore "error G8" if displayed.
- 10. Text DO WRITE check. This shows that the I/O Board will generate the DO WRITE signal from its TX command.
 - a. Make 9825A entry:

[RESET] wrt 718, "TX"; jmp 0 [EXECUTE]

- b. Verify low-going pulses at U35B pin 8 as shown in step 9b.
- c. Press 9825A [STOP] key. Ignore "error G8" if displayed.
- 11. CHANGE DATA check. This shows that the I/O Board will respond properly to a CHANGE DATA signal from the Control Board.
 - a. Make 9825A entry:

[RESET] wtb 718, "PA0," [EXECUTE]

- b. Verify that ID1 ID12 = low (U59, U60, U61 on Schematic 2C).
 - c. Make 9825A entry:

wtb 718, "PA0,1023;" [EXECUTE]

- d. Verify that ID1 ID10 = high; ID11 and ID12 = low.
- 12. CONTROL INSTRUCTION, LATCH INSTR, and CONTROL GET BUSY check. This shows that the I/O Board outputs the proper signals when a Control Board instruction is received from HP-IB.
 - a. Make 9825A entry:

[RESET] wrt 718,"EM";jmp 0 [EXECUTE]


- b. Set oscilloscope to 2 msec/div sweep speed. On Schematic 2A, verify low-going pulses (narrow) on U19C pin 8 and U58C pin 8. Check for high-going pulses on U28 pin 14.
- c. Press 9825A [STOP] key. Ignore "error G8" if displayed.
- 13. TTL Blanking check. (Note: This check requires the Control and Display Boards to be working properly.) Checks that I/O Board will output TTL blanking in accordance with Write Auxiliary (WX) commands.
 - a. Make 9825A entry:

[RESET] wtb 718,3,20,13,10, "EM::EN::EX::SN::SX::UM::" [EXECUTE]

- b. Verify that rear-panel TTL1 TTL4 outputs are all low.
 - c. Make 9825A entry:

wrt 718,"WX15,:PE1,:PA500,500;:SX" [EXECUTE]

d. Verify high-going pulses on TTL1 — TTL4 outputs as shown below.



14. TTL Blinking check. (TTL Blanking must be working properly.) Checks 4 Hz hardware blinking of TTL outputs.

a. Make 9825A entries:

[RESET] wtb 718,3,20,13,10,"EM::EN::EX::SN::SX:: UM::" [EXECUTE]

wrt 718, "WX8,:PE1,:PA500,500;:SX" [EXECUTE]

- b. Connect X-Y display TTL blank input to 1350A TTL1 output. Set Blinking Switch S2 section 1 to "on." Verify that CRT blinks.
- c. Connect X-Y display TTL blank input to 1350A TTL2 output. Set Blinking Switch S2 section 2 to "on." Verify that CRT blinks.
- d. Repeat above procedure for 1350A TTL3 output using section 3 of Blinking Switch S2.
- 15. Color Code Output check. (Note: This check requires the Control and Display Boards to be working properly.) Checks that I/O Board outputs correct color code according to file name of data.
 - a. Make 9825A entries:

[RESET] wtb 718,3,20,13,10,"EM::EN::EX::SN::SX:: UM::" [EXECUTE]


wrt 718, "NF1,:PE1,:PA1000,1000;:SN" [EXECUTE]

- b. Verify that C1~(U75~pin~4) and C2~(U75~pin~10) on Schematic 2D are both high. This is the code for "green."
 - c. Make 9825A entries:

[RESET] wtb 718,3,20,13,10,"EM::EN::EX::SN::SX:: UM::" [EXECUTE]

wrt 718,"NF16,:PE1,:PA1000,0;:SN" [EXECUTE]

d. Verify that C2 = high and C1 has waveform as shown below. This is the code for "yellow."



e. Make 9825A entries:

[RESET] wtb 718,3,20,13,10,"EM::EN::EX::SN::SX:: UM::" [EXECUTE]

wrt 718,"NF40,:PE1,:PA0,1000;:SN" [EXECUTE]

f. Verify that C1 = high and C2 has waveform as shown above. This is the code for "red."




Figure 8-8. Input/Output Board A3 Block Diagram

Service

8-26. GENERAL INFORMATION.

Input/Output Assembly A3 contains the input connector for information from HP-IB and output connectors for Display TTL blanking and Auxiliary control of a Tri-color display.

The Simplified Block Diagram (figure 8-8) for A3 shows major functional stages and their corresponding schematic locations (2A-2D). Detailed signal and stage descriptions are covered by the explanations of each of the four schematics.

Schematic 2A contains HP-IB interface circuits. Schematic 2B contains control and timing circuits. Schematic 2C contains BCD to Binary converter and data output circuits. Schematic 2D contains Auxiliary interface and Power Interrupt detection circuits.

8-27. OPERATING OVERVIEW.

After the 1350A has been addressed to listen by an HP-IB controller, it listens in one of two modes:

- 1) Program
- 2) Data.

In "listen for program" mode the 1350A receives two bytes from HP-IB that define the 1350A instruction. These two-letter instructions are the Graphics Translator Machine Language (GTML) mnemonics.

After two "program" bytes are received, the 1350A automatically goes to "listen for data" mode. The 1350A now receives parameter (or text) bytes until a ":" (colon), a CR (Carriage Return), or a LF (Line Feed) byte is received. The ":" (or CR or LF) causes the 1350A to return to "listen for program" mode.

NOTE

If text is being received, an ETX (End of Text) character must precede the ":" (or CR or LF).

"Program" Input Instruction Types.

All two-byte "program" instructions are one of two types: (1) an Input/Output Board instruction; or (2) a Control Board instruction.

The four Input/Output (I/O) Board instructions are:

- 1) Plot Absolute (PA)
- 2) Character Size (CS)
- 3) Text (TX)
- 4) Pen Enable (PE).

All other 1350A "program" instructions are Control Board instructions.

"Data" Types.

In "listen for data" mode, all bytes received are either parameter bytes or text bytes.

Parameter bytes are converted to binary values on the Input/Output Board. Text bytes are not converted.

Data (parameter or text) is sent to the Control Board from the I/O Board via the ID1-ID13 lines.


ID1-ID13 Information Definition.

The ID13 line is reserved for future 1350A memory expansion and is not used at this time.


Information contained on ID1-ID12 is defined by: (a) type of instruction (I/O Board or Control Board); and (b) state of 1350A memory address line A0.

Three cases will be used to show ID1-ID12 information content for different instruction types. Each case is divided into two parts to show ID line definitions for A0 both low and high. The three cases are: (1) I/O Board instruction; (2) Control Board instruction other than Find Location (FL); and (3) Find Location Control Board instruction.

Figure 8-9 shows 1350A memory organization. Table 8-2 shows ID1-ID12 definitions for the three cases. These two things are necessary to understand the 1350A memory management scheme.



a) Memory byte definition when A0 = low.



b) Memory byte definition when A0 = high.

Figure 8-9. 1350A Memory Organization

The 1350A memory capacity is 2048 words of 32 bits. Each 32-bit word contains two 16-bit bytes. Byte content is defined by the state of memory address line A0.

CASE 1.

If an Input/Output Board instruction is detected, then ID1-ID10 are defined as follows.

- a) When A0 = low:
- 1. If ID1-ID10 = 1023 (all high), then 1350A is in Text mode.
- 2. If ID1-ID10 < 1023, then 1350A is in Plot mode and ID1-ID10 is the binary X value.
 - b) When A0 = high:
- 1. If Text mode, then ID1-ID7 = ASCII character, ID8 and ID9 = character size (1,2,4,8), ID10 = rotate bit (low = 0; high = 90 degrees).

NOTE

A Character Size (CS) command must precede a Text (TX) command.

 $2.\$ If Plot mode, then ID1-ID10 = binary Y value.

CASE 2.

If a Control Board instruction other than Find Location (FL) is detected, then ID1-ID6 become PBO1-PBO6 and are defined as follows.

a) When A0 = low:

PBO1-PBO5 = file name (binary).

PBO6 = don't care.

PBO1-PBO5 are for Erase File (EF), Name File (NF), Find File (FF), Blank File (BF), or Unblank File (UF) parameter.

b) When A0 = high:

PBO1 = Z-axis (Pen Enable command and parameter detected on I/O Board and sent separately to Control Board as Z-axis bit to become PBO1).

PBO2 = file blanking bit (used with BF and UF).

PBO3-PBO6 = TTL blanking bits (used with WX).

CASE 3.

If the Control Board instruction Find Location (FL) is detected, then ID1-ID12 = binary value (0-2047) used when A0 = low as the next write pointer to address 1350A memory.

Table 8-2. ID1-ID12 Definitions

| A0 State | CASE 1. I/O Instruction (DO WRITE) | CASES 2&3. Control Board Instruction (Get Busy) |
|-------------|------------------------------------|--|
| low | ID1-ID10 = 1023 is Text flag | Case 2. Not FL ID1-ID6 become PB01-6 PB01-PB05 = file no PB06 = don't care |
| | ID1-ID10 < 1023 is binary | 7 |
| | X value (Plot mode) | , |
| | | Case 3. FL instruction ID1-ID12 = binary X value used as next write pointer |
| | If Text mode: | Case 2. |
| 3 | ID1-ID7 = ASCII | PBO1 = Z-axis bit |
| | ID8&ID9 = character size | PBO2 = file blank- ing bit |
| high | ID10 | |
| | ID10 = character rotation | |
| | bit | PB03-PB06 = TTL |
| | | blanking bits |
| | f Plot mode: | |
|] | D1-ID10 = binary | |
| | Y value | |



Service Model 1350A

8-28. SCHEMATIC 2A PRINCIPLES OF OPERATION.

HP-IB Input/Output Assembly A3 configures the 1350A to be an addressable listen-only device on the Hewlett-Packard Interface Bus (HP-IB).


Schematic 2A contains: (a) HP-IB interface and handshake circuits; (b) Instruction decoder and latch; and (c) Control Get Busy circuits.

The 1350A receives all information from HP-IB via 8-bit bytes on the DIO lines. Bytes are transferred one at a time via a 3-wire handshake (NRFD,DAV,NDAC). If the handshake sequence is not completed, then no more bytes will be transferred and bus communication stops (bus is "hung").

Bus Mnemonics: (HP-IB is low = true logic; low = "1" and high = "0")

| DIO1-DIO8 | Data Input/Output |
|-----------|----------------------|
| NRFD | . Not Ready For Data |
| DAV | Data Valid |
| NDAC | |
| IFC | Interface Clear |
| ATN | Attention |
| EOI | End Or Identify |
| SRQ | |
| REN | |
| NOTE | |

1350A does not use EOI, SRQ, or REN.



- 1. NRFD goes high (wired-And; all listeners are ready for a data byte).
- 2. DAV goes low (talker says data byte on DIO lines is valid).
- 3. NDAC goes high (wired-And; all listeners have accepted the byte).

NOTE

Steps 1, 2, and 3 complete the transfer sequence. The handshake lines must now return to initial conditions before another byte can be transferred.

- 4. Listener can return NRFD low when DAV goes low. NRFD must return low before or at the same time as NDAC goes high.
- 5. Talker can return DAV high after NDAC goes high.
- 6. Listener can return NDAC low when DAV goes high. NDAC must return low before or at the same time as NRFD goes high.

Figure 8-10. HP-IB Handshake Sequence for Data Transfer

Operation of circuits on schematic 2A is covered by three cases:

- 1. IFC (Interface Clear).
- 2. HP-IB in Command Mode (ATN = low).
- 3. HP-IB in Data Mode (ATN = high).

8-29. IFC (Interface Clear).

After the 1350A is powered on (or whenever a new program is to be sent to the 1350A) the Controller should first set IFC low momentarily.

IFC = low clears Listen Latch U17B and Control Get Busy Enable Latch U23A. It also ensures that the 1350A will be in "listen for program" and prevents Text mode (schematic 2B, U1A and U29A) after 1350A is first addressed to listen.

Also, IFC = low causes Ready Latch U43A to be clocked via U16B on schematic 2B. This enables U18A so that the 1350A can signal Ready For Data (NRFD = high) when its Acceptor Handshake is enabled.

8-30. COMMAND MODE (ATN = low).

When ATN goes low, 1350A Acceptor Handshake is enabled (U9B output is low). This allows the 1350A to participate in handshakes.

While ATN is low the 1350A can recognize: (1) its listen address; or (2) a Universal Unlisten command. If addressed to listen, Listen Latch U17B will cause Acceptor Handshake to remain enabled after ATN goes high. If not addressed or if an Unlisten command (ASCII "?") is received (U13 output = low), then U17B causes Acceptor Handshake to be disabled (U19B pin 6 = high) when ATN goes high.

8-31. DATA MODE (ATN = high).

If addressed to listen, the 1350A will receive its devicedependent commands (GTML mnemonics) and required parameters.

First the 1350A goes to "listen for program" mode. Two bytes are received, decoded by Instruction Decoder U7, and latched into Instruction Latch U28 and U21.

After two "program" bytes the 1350A automatically goes to "listen for data" mode (schematic 2B). Parameter (or text) bytes are then received until a ":" (colon) or a CR (Carriage Return) or a LF (Line Feed) byte is received. When this happens, the 1350A returns to "listen for program."

CR or LF or ":" bytes are detected by U14 and U24B. Since U14 is disabled in Text mode, the 1350A must receive an ETX (End of Text) byte before it will be able to exit Text mode and return to "listen for program." ETX is detected by U64.

Service

Handshake Precision Timing Generator.

After each byte is received from HP-IB, whether instruction "program" or data, Ready Latch U43 must be clocked by PRNRC (Positive, Release Not Ready Condition). This allows the 1350A to signal Ready For Data and receive the next DIO byte.

When DAV goes low, U18A causes NRFD to return low because U10B output goes high. Approximately 250 ns after DAV goes low U25 causes U43B to be clocked so that U32 is released to count. U32 produces clock signals for circuits on schematic 2B that control latching of DIO parameter (or text) byte on schematic 2C. U18A will continue to hold NRFD low after U32 has been clocked twice.

Approximately 500 ns after DAV goes low NDAC is set high by U25. NDAC returns low as soon as DAV is returned high by the talker (U25 reset by U10B).

Ready Latch U43 must now be clocked by PRNRC in order for the next handshake to proceed.

Control Board Instructions.

"Program" instructions are either I/O Board or Control Board instructions. When a Control Board two-byte instruction is detected, CTRL INST goes low. The negative edge of this level change is passed by C2 so that U23A sees a momentary low pulse on its set input. When set, U23A enables U36A.

When a ":" (or CR or LF) delimiter is detected, U19C produces a positive edge that latches the instruction (I1-I5) on the Control Board.

The ":" (or CR or LF) also allows U36A to enable U58C. Approximately 570 ns after the instruction latch clock (U19C), a negative edge clock is produced by U58C that tells the Control Board to act on the command (Control Get Busy).

After sensing a Control Get Busy clock, the Control Board signals its "busy" status by setting CTRL BUSY low. When the Control Board has finished processing the command it returns CTRL BUSY high. This positive edge clocks U23A inverting output high. U36A and U58C are now disabled until the next Control Board instruction is detected.

The positive edge of CTRL BUSY also causes a PRNRC clock to be produced (schematic 2B) so that the 1350A can signal Ready For Data.

If the Control Board never returns CTRL BUSY high, then PRNRC will not be produced and the 1350A will hang the bus. For example, this can occur when a file is addressed via FF, EF,BF, or UF that was not previously named (NF#).

I/O Board Instructions.

When an Input/Output Board "program" instruction is detected CTRL INST goes high. Latch Instruction clock (LTCH INST) and Control Get Busy clock are not produced.

I/O Instruction Decoder U20 is enabled. U20 outputs control signals to I/O Board circuits on schematics 2B and 2C. I/O Board "program" instructions are: (1) Pen Enable (PE); (2) Character Size (CS); (3) Text (TX); and (4) Plot Absolute (PA).

Table 8-3. A3 U7 ROM (1816-1120) Character Decoding

| | | 477 | | | | | | | ı | J7 O: Pii | | ıt |
|---|----|------|------|------|-----|---|---------|--------------|----|--------------|----|-----|
| | DI |) Ad | dres | s Li | nes | | Decimal | Char. | MS | В | | LSB |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | Value | ASCII | 9 | 10 | 11 | 12 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 | ETX | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 10 | LF | o | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 13 | CR | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 20 | DC4 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 44 | , | 0 | 1 | 0 | 0 |
| Ō | 1 | 1 | 1 | Û | 1 | 0 | 58 | : | Û | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 59 | ; | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 65 | A | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 66 | В | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 67 | C | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 69 | E | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 70 | F | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 76 | L | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 77 | M | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 78 | N | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 80 | P | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 83 | \mathbf{s} | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 84 | T | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 85 | U | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 87 | W | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 88 | X | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 97 | а | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 98 | b | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 99 | С | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 101 | e | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 102 | f | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 108 | l | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 109 | m | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 110 | n | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 112 | р | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 115 | s | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 116 | t | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 117 | u | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 119 | w | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 120 | х | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | |

Note: 0 = low; 1 = high.

8-13

Service Model 1350A





Figure 8-11. Input/Output Board A3 Component Locator


Mnemonics on I/O Board A3

- A0 Memory Address Bit 0 Serves important functions on both the Display and Control Boards. It is used on the Display Board to determine when x or y information is being read or written. It determines the configuration of RAM for storage. On the Control Board it is a multiplex select line to determine whether File Name bits or Blanking bits are sent to memory. During x-time i A0 = low i File Names are selected and during y-time i A0 = high i Blanking information is selected. When selecting which type of data, A0 also determines the read/write status of the memories by means of the Memory Read/ Write Controller.
- I1-I5 Control instruction bus used for internal instrument control utilizing information decoded from the HP-IB bus.
- ID1-ID12 Input Data bus after data from the HP-IB bus is buffered and latched, it is decoded for parameters .BLANK, UNBLANK, PEN ENABLE, etc. -, multiplexed, gated and becomes the data bus D1-D12. ID13 is not used.
- L = CONTROL BUSY Inhibits further control instruction exectuion when low. Low only when instructions are being carried out.
- L =CONTROL INST Goes low when control instructions have been received and decoded and stays low until instructions have been completed and the Control Instruction Handshaker has reset CONTROL BUSY to a logic high.
- L = DATAL Low level turns front panel LED on Low when data is being received.
- L = DO WRITE -- A low level allows information to be written into memory low only when data is being transferred to memory.
- L = INTERFACE HOLDOFF Inhibits further vector generation until the 1338A display can assimilate the data it has. Low inhibits, high continues
- L = POWER INTERRUPT Low level indicates a line voltage fluctuation or power interrupt has occurred. Stays low until power is reset or instrument receives a DC4(20) ASCII command via HP-IB.
- L = PROGL Low level turns front panel LED on. Low when program Control Board or I/O Board instructions are being received
- L = RESET Momentarily low when instrument is powered on or a new program is to be initiated. Resets U17B and U23A.
- L = VECTOR BUSY Indicates that data is being translated into analog form in the D/A

 Converter. When high, the Vector Generator is processing available values and
 has not sent them to the D/A
- N = CHANGE DATA This negative transition signals the I/O board that the first byte of data (x-coordinates) has been written and it is ready for the second byte (y-coordinates).
- N = CONTROL GET BUSY Negative transition clocks U42A via U411 schematic 3A to initiate the "Control Busy" sequence
- N = LATCH INST Negative transition causes control instructions to be latched into the Instruction Latch, U25 It also allows L = CONTROL INST to be clocked to the output of U42B, disabling the CONTROL INSTRUCTION HANDSHAKER all on Schematic 3A. This ensures that no new control instructions are latched in until the current instructions have been executed.
- P = X ADDR Used to latch File Name Bits PBO5 and 6 into Color Bits Latch U65A Also used to generate Color Valid Signal for 1338A Tri-color Display
- P = Y ADDR Inverted and used as clock for TTL Blanking Latch U67. This latches information from File Name Bits PBO3-6 to determine which of 4 TTL outputs will be high blanked
- PB01-PB05 Name Bits See Section 8 1350 Memory Organization, for more complete explanation.
- PE BIT Pen Enable Bit tells the 1350A to blank or unblank when drawing a character or vector. 1 = unblanked pen down , 0 = blanked pen up .. It is sent as a parameter in the y byte.

Model 1350A





8-32. SCHEMATIC 2B PRINCIPLES OF OPERATION.

Schematic 2B is made up of circuits that: (a) determine whether the 1350A is in "listen for program" or "listen for data"; (b) indicate when the 1350A can signal that it is ready for the next DIO byte from HP-IB; (c) produce the DO WRITE signal; and (d) provide Pen Enable (Zaxis) status to the Control Board.

8-33. LISTEN FOR PROGRAM/DATA CIRCUITS.

Listen For Program.

After the 1350A has received an IFC = low signal and then been addressed to listen by an HP-IB Controller, U50A output goes high. This turns Q1 on. LPROGL (Low, Program Listen) goes low to turn on front-panel "listen for program" LED.

U1B and U79A/B are enabled. Ready For Program Byte Latch U17A controls the handshaking of "program" bytes from HP-IB by producing PRNRC (via U58A and U16B) to release the Not Ready condition on schematic 2A. U79A and U79B produce clock edges that latch the two instruction (program) bytes on schematic 2A.

When Listen For Program/Data Latch U1A first causes U50A to allow "listen for program", the negative-going edge from U37D output is passed by C5. This sets Data Enable After Program Controller U8B, preventing the Ready For Data Byte sequence from ocurring until after the 1350A has gone to "listen for data".

Listen For Data.

When the second "program" byte is received, U1B inverting output (in the Instruction Latch Clock Generator) produces a positive edge. This clocks U1A, U29A, and U8B.

Listen For Program/Data Latch U1A now causes U26C output to be high. This turns Q2 on and Q1 off. LDATAL (Low, Data Listen) goes low to turn on front-panel "LISTEN for DATA" LED. LPROGL goes high to turn off front-panel "LISTEN for PROGRAM" LED. U37F disables the Instruction Latch Clock Generator while in "listen for data".

Text Mode Latch U29A reports whether or not a Text (TX) instruction was received.

Data Enable after Program Controller U8B now permits the Ready for Data Byte sequence if not in Text mode. This sequence allows the 1350A to capture parameter bytes from HP-IB until the 1350A receives a ":" (or CR or LF). Ready For Data Byte Latch U8A Q output gets clocked high when a parameter byte is received from HP-IB. This turns on 12.3 MHz CLK2 for four pulses (schematic 2D). Four State Counter U33A/B causes DIO1-DIO4 to be converted from parallel to serial and

Service Model 1350A

stored (schematic 2C). After the fourth state, U33B causes U8A to be reset (via U30C) and the 1350A can signal that it is ready for the next data byte from HP-IB.

The parameter binary value is latched for output to the Control Board by a "," (comma) from HP-IB. This negative clock edge is produced by Data/Text Selector and Latch Clock Generator U57A.

If Text Mode Latch U29A indicates that a Text (TX) instruction has been received, then text byte handshaking from HP-IB is controlled by Ready For Text Byte Latch U29B.

8-34. DO WRITE CIRCUITS.

Low-going DO WRITE pulses are produced as a result of Plot Absolute (PA) or Text (TX) "program" instructions. DO WRITE tells the Control Board to write X and Y (or text) values to 1350A memory. The Control Board responds with a low-going WRITING signal and a negative-going CHANGE DATA clock.

When A0 (1350A memory address line zero) is low, the Control Board writes X value to 1350A memory following DO WRITE. If Text mode, U50B causes X value to be output as 1023 (ID1-ID10 are high, schematic 2C). This is the Text flag to 1350A character Generator.

Generation of DO WRITE will be covered by two cases: (1) Plot Absolute; and (2) Text.

CASE 1.

Detection of a Plot Absolute by U27D allows U57C to produce a low-going DO WRITE signal when a ";" (semicolon) is received from HP-IB. Prior to the ";" the 1350A should receive X and Y values separated by a "," (comma).

Data byte acquisition from HP-IB is controlled by the Ready For Data Byte sequence for each parameter byte.




Figure 8-13. Plot Absolute DO WRITE, WRITING, CHANGE DATA Sequence

CASE 2.

Detection of a Text command allows Ready For Text Byte Latch U29B and U22C in the DO WRITE Generator to produce a low-going DO WRITE pulse for each text byte received.




Figure 8-14. Text Mode DO WRITE, WRITING, CHANGE DATA Sequence

8-35. RETURN TO LISTEN FOR PROGRAM.


If 1350A is in Text mode, an ETX (End of Text) is required in order to exit Text mode.


To terminate any instruction (including a previously exited Text instruction) the 1350A requires a ":" (or CR or LF) character from HP-IB. This causes U19B output to go low. Listen For Program/Data Latch U1A is reset to "program." Instruction (program) Latch U28 and U21 on schematic 2A is reset.


8-36. PEN ENABLE (Z-AXIS) CIRCUIT.

Pen Enable (PE) "program" instruction is decoded by U20 on schematic 2A. PE parameter is converted to binary on schematic 2C. PE parameter is latched on schematic 2C by a "," (comma) from HP-IB via Clock Generator U57A. This becomes the Pen Enable Data Bit which is applied to U27B. This Data Bit is clocked into Pen Enable Latch U35A when U19B output goes low to signal "return to listen for program."

Pen Enable Latch U35A output defines Z-axis status for all 1350A vectors and characters. High = beam on; low = beam off. Z-axis status is sent via the Control Board to the Display Board. From the Display Board, Z-axis status is sent back to the Control Board as PBO1 when A0 = high. This enables/disables 1350A Z-axis output (unless overridden by file blank/unblank bit PBO2).







8-37. SCHEMATIC 2C PRINCIPLES OF OPERATION.

Schematic 2C contains: (1) Parameter Shift Register/ Text Latch; (2) BCD-to-Binary Converter (for parameters); (3) Parameter or Text Selector and Latch; (4) Character Size and Rotation Latch; and (5) Output Selector circuits.

Operation of circuits on schematic 2C will be covered for two cases: (1) 1350A receiving parameter(s); and (2) 1350A receiving text.

8-38. CASE 1. 1350A RECEIVING PRAMETER(S).

In "listen for data" mode, the four LSBs (DIO1-DIO4) of each parameter byte are converted from Binary Coded Decimal (BCD) to binary. This is because the four LSBs of the ASCII code for digits is in BCD.

This conversion process continues for each digit in the parameter until a "," (comma) is received from HP-IB. The "," delimits (bounds) the parameter value by latching the binary result of the conversion for output to the Control Board. If a Plot Absolute (PA) comand was received, then the "," latches the binary value of the X parameter and a CHANGE DATA signal (schematic 2B) from the Control Board latches the binary value of the Y parameter (in response to a ";" from HP-IB).

NOTE

Several vectors may be entered following each PA command. For example, "PA100,300; 200,500; 300,800;400,1000;:". This draws four vectors.

BCD TO BINARY CONVERSION.

The Parameter Shift Register/Text Latch (U39-U42) is placed in its shift register mode if Text Mode Latch U29A (schematic 2B) does not receive a text command. Data selector U34 converts DIO1-DIO4 from parallel to serial. Each serial DIO value is shifted through U42, U41, U40, and U39 by CLK2.

CLK2 is turned on by Ready For Data Byte Latch U8A (schematic 2B). Four CLK2 pulses are produced for each digit in the parameter. Each digit in the parameter gets shifted down through the cascaded shift register by subsequent CLK2 bursts. For example, if a parameter contains three digits, the first digit will be in U40, the second in U41, and the third in U42.

Parameter Shift Register (U39-U42) outputs are automatically converted to binary by the full-adder network of the BCD-to-Binary Converter (U44-U49, U51-U54).

Binary parameter value (CD1-CD14) is selected at Parameter or Text Selector and Latch (U56, U62, U63)

Service Model 1350A

when Ready For Text Byte Latch U29B (schematic 2B) signals that the 1350A is NOT in Text mode.

Latch Converted Parameter For Output.

The binary value of the parameter is latched for output at the Parameter or Text Selector and Latch (U56, U62, U63). The latching clock signal comes from Clock Generator U57A on schematic 2B.

This clock is produced when a "," (comma) is received from HP-IB or when the Control Board produces a CHANGE DATA signal (schematic 2B).

For a Plot Absolute, the comma latches the X binary value and the CHANGE DATA latches the Y binary value.

Character Size And Rotation.

When a Character Size (CS) command is detected by U20 on schematic 2A, the input to U36B pin 5 goes low. This enables U36B. Next, the CS parameter is converted to binary and latched into U56 by a "," (comma) from HP-IB. When the 1350A receives a ":" (or CR or LF) the CS command is delimited (completed). U36B clocks the CS parameter into Character Size and Rotation Latch U55 via U19B (schematic 2B) to preserve this preconditioning for any subsequent Text (TX) commands.

8-39. CASE 2. 1350A RECEIVING TEXT.

In Text mode, ASCII DIO bytes (received from HP-IB while 1350A is in "listen for data" mode) are not converted to binary. Each unconverted ASCII byte is latched and presented to the Control Board (along with the character size and rotation bits) immediately following the text flag.

The text flag is generated by setting ID1-ID10 lines all high (= 1023) when memory address line A0 is low. Following the text flag, ID1-ID10 are defined as follows when A0 goes high:

ID1-ID7 = ASCII character ID8 & ID9 = character size (1,2,4,8) ID10 = rotation bit (low = 0; high = 90 degrees).

Latch Unconverted Text Byte For Output.

Parameter Shift Register/Text Latch (U39-U42) is placed in its parallel latch mode when Text Mode Latch U29A on schematic 2B receives a Text command.

The 8 DIO bits are latched into U41 and U42 by Ready For Text Byte Latch U29B on schematic 2B.

Unconverted ASCII (D1-D8) is selected at Parameter or Text Selector and Latch (U56, U62) by Ready For Text Byte Latch U29B on schematic 2B. This is the same signal that clocks U41 and U42.

After being selected, the unconverted ASCII byte is latched into the Parameter or Text Selector and Latch (U56, U62, U63) by a CHANGE DATA signal (schematic 2B). The CHANGE DATA signal causes a negative edge to be produced by Clock Generator U57A on schematic 2B.


OUTPUT SELECTOR OPERATION IN TEXT MODE.


In Text mode, Ready For Text Byte Latch U29B on schematic 2B causes a DO WRITE signal to be sent to the Control Board. After the DO WRITE, the Control Board writes an X value from ID1-ID10 to 1350A memory when A0 is low.


U50B on schematic 2B causes Output Selector U59-U61 to turn off when A0 is low in Text mode. The Output Selector is turned off by setting its "F" (tri-state) inputs high. Since ID1-ID10 are pulled high via U80 and U81, the X value = 1023. This is the text flag.

Following a CHANGE DATA signal from the Control Board, a Y value is written to memory when A0 goes high. In this case, the Y value is defined as ASCII plus character size and rotation since the X value was the text flag.

U50B turns the Output Selector back on when A0 goes high. The ASCII character bits from U56 and U62, along with character size and rotation bits from U55, are selected for output on ID1-ID10 by Ready For Text Byte Latch U29B on schematic 2B.







8-40. SCHEMATIC 2D PRINCIPLES OF OPERATION.

Schematic 2D contains: (1) CLK1 and CLK2 generators; (2) Power Interrupt detector; (3) TTL Blanking and TTL Blinking circuits; and (4) interface circuits for driving an HP 1338A Tri-color Display (AUXILIARY).

8-41. CLK1 AND CLK2 GENERATORS.

CLK1 runs all the time. U31A divides the 24.6 MHz clock from the Display Board down to 12.3 MHz. The 12.3 MHz CLK1 signal provides the reference for Color Valid Delay Generator U70 and for the Handshake Precision Timing Generator on schematic 2A. CLK1 has to be running for the 1350A to receive bytes from HP-IB.

CLK2 runs in four pulse bursts at a rate of 12.3 MHz. U31B produces a CLK2 burst for each parameter byte received from HP-IB via Ready For Data Byte Latch U8A on schematic 2B. CLK2 clocks both the Four State Counter U33 (schematic 2B) and the Parameter Shift Register/Text Latch (schematic 2C) when the 1350A is receiving a parameter byte.

8-42. POWER INTERRUPT DETECTOR.

If a power interruption occurs, the front-panel POWER INTERRUPT LED will be turned on. This indicates a possible deviation from proper 1350A operation. Memory may have been altered or HP-IB instructions may have been misinterpreted.

U68A and Q3 detect interruptions in the +5 V and +12 V power supplies that can occur as a result of line voltage variations. After power-on, U68A Q output is high, turning Q3 on. Q3 collector voltage goes low (Vce approaches 0) to turn on the POWER INTERRUPT LED

As part of its Initialization program the 1350A should receive an ASCII DC4 character (DC4 = 20) from HP-IB. The DC4 character resets U68A via U14 on schematic 2A. With U68A Q output low, Q3 turns off and the POWER INTERRUPT LED is extinguished.

8-43. TTL BLANKING.

Up to four displays can be driven by the 1350A. These displays can be blanked or unblanked by 16 different combinations of 1350A TTL blanking outputs (DISPLAY 1-4).

The parameter for a Write Auxiliary (WX) instruction determines the TTL blank/unblank combination. The binary value of the WX parameter is inverted on the Display Board and applied to TTL Blanking Latch U67 as PBO3-PBO6 when A0 = high. This blanking information is latched into U67 by the PY signal from the Control Board.

Service Model 1350 A

Blanking information from U67 is gated with possible blinking signals and latched into TTL Blanking/Blinking Latch U71. U71 is clocked by U77A. U77A introduces an adjustable delay after the Display Board returns VECTOR BUSY signal high. This delay prevents changes in TTL blanking/blinking outputs while the 1350A is drawing a vector.

U71 outputs are inverted by U74 and applied to AUXILIARY and DISPLAY TTL1-TTL4 rear-panel outputs.

Example:

For a "WX0,:" instruction, the binary value for the parameter is 0000. This is inverted so that PBO3-PBO6 value is 1111. U71 output of 1111 is inverted by U74 so that TTL1-4 output is 0000 (base 2). If four displays are connected, then they will all be unblanked.

8-44. TTL BLINKING.

For WX parameters 8 to 15, Display 4 will always be blanked and Displays 1-3 may be blinked according to settings of Blinking Switch S2. Displays 1-3 are only able to be blinked when unblanked by WX 8-15 combination.

Selected displays (1-3) are blinked at approximately a 4 Hz rate by Blinking Oscillator U78B/U78A. The Blinking Oscillator is started shortly after power-on by a positive edge from U77B. The high level following this positive edge keeps U78A enabled.

U72C output goes low at the 4 Hz rate when enabled by U72D. This 4 Hz signal is gated with selected blanking information to blink displays 1-3 by setting the appropriate TTL outputs high.

8-45. AUXILIARY.

8-20

The AUXILIARY connector provides as interface whereby the 1350A can control the color output by an HP 1338A Tri-color Display.

The 1350A must first place the 1338A under Remote control via Auxiliary Remote Enable Latch U76.

Color bits C1 and C2 will now determine the color output of the 1338A. Color codes output by C1 and C2 binary combinations are determined by 1350A file names.

C1 and C2 are latched into Color Bits Latch U65 as File Name bits PBO5 and PBO6. The latching is done by the PX signal from the Control Board.

PX is then delayed approximately 250 ns by Color Valid Delay Generator U70. After this delay U75A produces a positive edge that tells the 1338A that the color code on C1 and C2 is valid.


The 1338A is prevented from changing colors while the 1350A is drawing a vector. After the 1350A has completed a vector, the Display Board returns VECTOR BUSY high. This causes U75D output to go high, releasing the 1338A to change color if necessary.

The 1338A outputs a COLOR BUSY signal when its color change circuits are active. COLOR BUSY prevents the 1350A from outputting a new vector (U72A output = low) until the 1338A is ready.

Table 8-4. Binary Color Code

| File Name | Color | C1 = LSB (Pin 7) | C2 = MSB (Pin 8) |
|-----------|--------|---------------------|---------------------|
| 0-15 | Green | 1 | 1 |
| 16-31 | Yellow | 0 | 1 |
| 32-47 | Red | 1 | 0 |
| 48-63* | Yellow | 0 | 0 |

^{*} Files 48-63 not used due to "wrap-around."






Figure 8-17. Schematic 2D 8-21

8-46. CONTROL BOARD A1 (SERVICE SHEET 3).

8-47. CONTROL BOARD TROUBLESHOOT-ING.

- 1. The following procedures provide techniques for checking the function of the program dependent stages on the Control Board. These include all stages except the MEMORY TIMING GENERATOR. It is essentially free running and is best checked by confirming the pulse timing illustrated in the theory accompanying Service Sheet 3D.
- 2. In the following procedures, the "EM" instruction is used as the primary example for stages that decode many control instructions. By substituting other instructions in the 9825A program statement, other stage conditions may be verified.

NOTE

Viewability of waveforms on the Control Board is enhanced for many stages if the 1350A is put in LINE SYNC mode (rear panel switch) and the oscilloscope is line triggered.

- 3. Control Instruction Latch and Handshake Check. This verifies the Control Board can receive the Control Instruction "EM" from the I/O Board. Refer to Service Sheet 3A.
 - a. Make 9825A entry:

[RESET] wrt718,"EM";jmp0[EXECUTE]

b. Verify low going pulses from U42-8, L=CONTROL BUSY (~16 MSEC wide).

If not present, check U36-3 for low going pulses on N = NONE ERASE OR FIND.

- c. Verify low going pulses from U29-11, L = MEMORY and U30-15, L = ERASE.
 - d. Press 9825A [STOP] key.
- 4. Frame and File Detect Check. This procedure verifies the EF instruction causes the Frame and File Detect circuit to output the control signals FRAME and FOUND. Refer to Service Sheet 3A.
 - a. Make 9825A entry:

[RESET] wrt 718,"EN::" [EXECUTE] wrt 718,"EF0,:";jmp0[EXECUTE]

b. Verify high going pulses on U39-8, U40-12 and low going pulses on U48-3 and U40-6.

- c. Press 9825A [STOP] key.
- 5. Data Gate Check. This procedure verifies an EM instruction zeros the DATA BUS to the Display Memory. Refer to Service Sheet 3B.
 - a. Make 9825A entry.

[RESET] wrt 718,"EM";jmp0[EXECUTE]

- b. Verify low going pulses on U35-11, L = DATA ZERO and on outputs of U28, U27, U26, U17A, and U31C.
 - c. Press 9825A [STOP] key.
- 6. Memory Read/Write Controller Check. This procedure verifies that an EM instruction pulls the WRITE DATA and WRITE PBI-6 signals low. Refer to Service Sheet 3B.
 - a. Make 9825A entry:

[RESET] wrt 718, "EM"; jmp0[EXECUTE]

- b. Verify U35-6, H = ERASE FILE OR FRAME, goes high (\sim 10MSEC pulse) and that at the outputs of U47 and U51B,C,D there are 1 μ sec low going pulses.
 - c. Press 9825A [STOP] key.
- 7. Display Parameter Latch and Multiplexer Check. This procedure verifies that file name and TTL blanking data can be latched and multiplexed on the PARA BIT 1-6 lines to the Display Memory. Refer to Service Sheet 3B.
 - a. Make 9825A entry:

[RESET] wrt 718, "NF31,::"[EXECUTE]

- b. Verify the outputs of U32 are all hgih and that the outputs of U33 and U36 are high when A0 is low.
 - c. Make 9825A entry:

wrt 718, "EN::" [EXECUTE]

- d. Verify the outputs of U32 and U33, 36 (when A0 is low) are now all low.
- e. In a similar manner to steps a through d, verify the Auxillary Blanking Latch using the instructions WX15 and EX.
- 8. Memory Mode Controller Check. This procedure verifies the three modes: Read, Write, and Refresh can be entered by the 1350A. Refer to Service Sheet 3C.

a. Make 9825A entry:

[RESET] wrt 718,"PA;";jmp0[EXECUTE]

- b. Verify narrow pulses (~2 MSEC period) on U16-6. U16-6 should have many pulses between each write pulse. Also check for negative edges at U18-6.
 - c. Press 9825A [STOP] key.
- d. Verify U16-3 is low and U16-6 has low going pulses \sim 1.5 μ sec wide.
- e. Using a picce of wire, jumper between pins 13 and 25 of the auxiliary connector (rear panel). Check that the 1350A is in Refresh mode, U16-3 low and U16-6 high.
 - f. Remove jumper.
- 9. Vector Generator Controller Check. This procedure verifies the Control Board can generate the signals needed to enable vector data to be output from the Display Memory and the Character Generator.

a. Make 9825A entry:

[RESET] wtb 718, "PE1,::CS3,::TXRRR", 3,15,10

- b. Verify the complimentary waveforms at U20-8 and U16-11. The three low pulses on U16-11 correspond to the transfer of the coordinates for each "R" from the Character Generator to the Vector Generator.
- c. Verify the pulses from U3-4 and U3-7. While U20-8 is low, there should be two positive edges produced. While U16D is low, there should be nine positive edges.
- 10. Z-Axis Output Check. The following steps verify the Z-axis output stages are functional. Refer to Service Sheet 3E.
- a. The 1350A should be in the uninitialized (poweron) state. Normally, many random vectors and characters are displayed.
- b. Look at the Z-axis output with a scope. Set vertical sensitivity to .5 V/DIV and sweep speed to .2 MSEC/DIV. The waveform may not produce a stable trigger but can be interpreted as follows:

Table 8-5. Z-Axis Output Diagnostics

| Wav | eform Characteristic | Indication - Probable Fault |
|---|------------------------|--|
| Complex waveform with excursions above and below 0 VDC Example: Z-output | +1VDC 0VDC -1VDC | 1. Normal Z-axis output. |
| Waveform entirely below 0VDC, no display image when display is set to normal intensity. Example: Z-output | +1VDC 0VDC | 1. Z output continuously blanked; Check inputs to Blanking Controller and the BLANK BEAM signal (U60-9). 2. No output from Level Controller Check voltage across R41. |
| Waveform entirely above 0VDC, no vectors blanked on display. Example: Z-output | +1VDC 0VDC -1VDC | 1. Z-axis Blanking Controller not producing BLANK BEAM. Check blanking inputs. |

Make 9825A entry:

RESET] wrt 718,"PA;";jmp0[EXECUTE]

Verify narrow pulses (~2 MSEC period) on U16-6. should have many pulses between each write Also check for negative edges at U18-6.

Press 9825A [STOP] key.

Verify U16-3 is low and U16-6 has low going $\sim 1.5~\mu \rm sec$ wide.

Using a piece of wire, jumper between pins 13 of the auxiliary connector (rear panel). Check that 60 A is in Refresh mode, U16-3 low and U16-6 high.

Remove jumper.

Vector Generator Controller Check. This ure verifies the Control Board can generate the s needed to enable vector data to be output from splay Memory and the Character Generator.

a. Make 9825A entry:

[RESET] wtb 718, "PE1,::CS3,::TXRRR", 3,15,10

- b. Verify the complimentary waveforms at U20-8 and U16-11. The three low pulses on U16-11 correspond to the transfer of the coordinates for each "R" from the Character Generator to the Vector Generator.
- c. Verify the pulses from U3-4 and U3-7. While U20-8 is low, there should be two positive edges produced. While U16D is low, there should be nine positive edges.
- 10. Z-Axis Output Check. The following steps verify the Z-axis output stages are functional. Refer to Service Sheet 3E.
- a. The 1350A should be in the uninitialized (poweron) state. Normally, many random vectors and characters are displayed.
- b. Look at the Z-axis output with a scope. Set vertical sensitivity to .5 V/DIV and sweep speed to .2 MSEC/DIV. The waveform may not produce a stable trigger but can be interpreted as follows:

Table 8-5. Z-Axis Output Diagnostics

| Wav | eform Characteristic | Indication - Probable Fault |
|--|------------------------|--|
| nplex waveform with ursions above and ow 0 VDC ample: Z-output | +1VDC 0VDC -1VDC | 1. Normal Z-axis output. |
| veform entirely below C, no display image en display is set to mal intensity. Imple: Z-output | +1VDC 0VDC -1VDC | 1. Z output continuously blanked; Check inputs to Blanking Controller and the BLANK BEAM signal (U60-9). 2. No output from Level Controller Check voltage across R41. |
| veform entirely above C, no vectors blanked lisplay. umple: Z-output | +1VDC 0VDC -1VDC | Z-axis Blanking Controller not producing BLANK BEAM. Check blanking inputs. |

Service Model 1350A




Figure 8-18. Control Board A1 Block Diagram

Model 1350A Service

8-48. GENERAL INFORMATION.

The Control Board Assembly, A1, generates the timing and control signals needed to transfer data into and out of the 1350A Display Memory. The Z-axis output circuitry is also on A1. The simplified block diagram for A1, figure 8-18, shows the major functional stages and their schematic locations. An overview of the Control Board is given in the following paragraphs; circuit details are given adjacent to each schematic.

8-49. OPERATING OVERVIEW.

The Control Board is the memory manager for the 1350A. It clocks data from the Display Memory to the Vector Generator, and, under software control, it inserts, deletes, or modifies data in memory. The following paragraphs provide background information about the memory interface requirements and program inputs to the Control Board.

Memory Organization And Addressing.

The Display Memory is comprised of sixteen 4096 by 1 bit RAMs: ten are used for coordinate or text data and six are used for display parameter data (file names and blanking information). For every X-Y coordinate pair and every text flag/character code pair stored in memory, two successive address locations are used in each of the sixteen RAMs. The first location is the X data byte and is always at an even address. (In other words, the X data byte is always at a location for which the least significant address bit, A0, is low.) The second location is the Y data byte and is always at an odd (A0 high) memory address. Together, the X and Y data bytes form a 32 bit data word, the basic unit of display information. Table 8-6 lists the location of coordinate and text word data in memory.

The Control Board selects one of three possible Display Memory operating modes: DO VECTOR, DO WRITE, or REFRESH.

DO VECTOR is the highest priority mode. In this mode, one word is read, one byte at a time, into the Vector Generator and is translated into the analog waveforms for display. Also, under program control, certain display parameter bits may be modified as they are read.

If the I/O Board receives a PA or TX instruction, it requests the Control Board to perform a DO WRITE operation. In this mode, the Vector Generator is disabled, the Z-axis output is blanked, and the X and Y data bytes of the coordinate or text word are written into memory.

REFRESH is an internal default mode operation. It is used occasionally when the 1350A is in LINE SYNC or when it is plotting large characters. REFRESH insures the RAM refresh rate requirements are satisfied.

In each mode, memory operations are performed on a word by word basis. For every word, a three step memory cycle occurs. First, the X data byte location is addressed. Second, the Y data byte location is addressed. Third, the next X data byte address is generated and stored. After the third step, the Control Board reselects the memory mode and initiates a new mode cycle. The value stored as the next X data byte address is then recalled and becomes the X data byte address in the new cycle. In this way, the 1350A scrolls sequentially through all 2048 word locations; after the last memory address, the process begins again with location 0. Each complete pass through all 2048 word locations is called a frame.

For each mode there is a special memory register in which the next X data byte address is stored. These registers are the Read, Write, and Refresh Pointers. The pointer system allows the Control Board to change from one mode to another, addressing different areas of memory, but still remember the proper location for the next operation in each mode. Furthermore, there are several ways in which the Write Pointer may be loaded with a specific address to enable the programmer to access particular word locations. The pointers are discussed in more detail in the following paragraphs and in the theory accompanying Service Sheet 3C.

Control Instructions.

Of the twenty instructions the 1350A recognizes, four are decoded by the I/O Board and the remaining fourteen, the Control Instructions, are decoded by the Control Board. Table 8-7 summarizes these instructions and their basic characteristics. The I/O Instructions PE and CS latch data bits (on the I/O Board) to be written into memory with PA and/or TX instructions. PA and

Table 8-6. Coordinate and Text Word Data in Memory

| | Word Addr | Memory Addr | Coord/Text Data (10 Bits) | Disp Para (6 Bits) |
|---|---------------|----------------|--|----------------------------|
| 1 | COORD WORD | 0 1 | X Data Byte: X Coordinate Y Data Byte: Y Coordinate | File Name Blanking Bits |
| 2 | TEXT WORD | 2 3 | X Data Byte: Text Flag Y Data Byte: ASCII+CS | File Name Blanking Bits |

TX enter data into memory by initiating a DO WRITE cycle. Control Instructions are used to perform three basic functions: to latch file name or auxilary blanking data for future DO WRITE operations, to preset a particular address in the Write Pointer, and to modify data already in memory. All Control Instructions are executed during DO VECTOR operations.

The 1350A I/O Board reads Control Instructions from the controller and transfers them in a five bit code to the Control Board. The board to board instruction transfer is a handshake operation which is inhibited while an instruction is being executed.

Table 8-7. Summary of Control Instruction Characteristics

| Instruction | Parameter | Circuit Action | Mode |
|-------------------------------|---------------------|---|-------------|
| file name/aux | | | |
| NF Name File | 5 bit (0-31) | latch name, enable wrt | DO WRITE |
| SN Stop Names WX Write auX | 4 bit (0-15) | disable wrt name latch data, enable wrt | DO WRITE |
| SX Stop auX | | disable wrt aux | |
| blanking bit | | | |
| BF Blank File | 5 bit (0-31) | for all words in file: wrt blanking bit = 0; if enabled, wrt aux bits | DO VECTOR |
| UF Unblank File | 5 bit (0-31) | for all words in file: wrt blanking bit = 1; if enabled, wrt aux bits | DO VECTOR |
| BM Blank Memory | | for all words in memory: wrt blanking bit = 0; | DO VECTOR |
| UM Unblank Memory | | if enabled, wrt aux bits for all words in memory: wrt blanking bit = 1; if enabled, wrt aux bits | DO VECTOR |
| pointer | | | |
| FF Find File | 5 bit (0-31) | load Write Pointer with first address of file | |
| FL Find Location | 11 bit (0-2047) | load Write Pointer with specified address | |
| erase | | | |
| EF Erase File | 5 bit (0-31) | for all words if file: wrt COORD/TEXT bits = 0; load addr 0 into Wrt Ptr | DO VECTOR |
| EN Erase Names | | for all words in memory: wrt file name = 0 | DO VECTOR |
| EM Erase Memory | | load addr 0 into Wrt Ptr for all words in memory: wrt COORD/TEXT bits = 0; load addr 0 into Wrt Ptr; | DO VECTOR |
| EX Erase auX | - | wrt Pen Enable bits=0 for all words in memory: wrt aux bits = 0 load addr 0 into Wrt Ptr | DO VECTOR |

Model 1350A

Some Control Instructions require bits of parameter data to accompany them. These data are transferred from the I/O Board on the ID1-13 data bus and latched on the Control Board or stored in the Display Memory depending on the instruction.

The Control Instructions divide into four basic groups: file name/auxilary bit control, blanking bit control, pointer control, and erase control instructions. Each group has a different pattern of execution.

File name/auxilary Control. The WX, NF, SX, and SN commands are all immediately executed; they simply latch data and/or toggle write enable flip-flops.

Blanking Bit Control. To execute BF, UF, BM, nd UM the memory must first be cycled to word address 0 in the DO VECTOR mode. Then during the next frame the blanking bit modification takes place. BF and UF rewrite the blanking bits in the display parameter portion of the Y Data Byte of all words in the specified file. BM and UM rewrite the blanking bits of all words in memory. Execution is complete when the last word of the frame has been addressed. If write aux is enabled (i.e., if WX is sent and then SX is not sent), the auxilary blanking data will be written into all words modified by the blanking instruction.

Pointer Control. FF and FL are executed after an addres is loaded into the Write Pointer. FF requires cycling to address 0, and then on until the first word in the specified file is found. Execution is completed during the next DO VECTOR cycle when the address of this word is loaded into the Write Pointer. FL loads the address specified in program into the Write Pointer during the next DO VECTOR cycle.

Erase Control. EF, EN, EM, and EX all require a complete frame, starting with address 0, and then complete their execution during the first word of the next frame. These instructions each erase a portion of the word data from memory and then enter address 0 into the Write Pointer.

8-50. SCHEMATIC 3A PRINCIPLES OF OPERATION (CONTROL SIGNAL GENERATOR).

8-51. INTRODUCTION.

Schematic 3A covers three stages on the Control Board:

Instruction Latch and Decoder Control Instruction Handshaker Frame and File Detector

The Instruction Latch and Decoder latches Control Instructions from the I/O Board and decodes them into board level control signals. The Control Instruction Handshaker controls the transfer of Control Instructions from the I/O Board to the Control Board. The Frame and File Detector interfaces with circuits in the Display Memory (on A4) to generate the signals which gate frame or file dependent instruction execution. These stages generate 14 signals which comprise the Control Instruction Bus.

8-52. CONTROL INSTRUCTION LATCH AND DECODER.

After the I/O Board receives a Control Instruction, it transfers it to the Control Board with the positive edge of LATCH INSTRUCTION CLK. This latches the five bit-

Table 8-8. Control Instructions, I1-5 Codes, and Decoded Control Instruction Bus Signals

| Program Instruction | | | Code | On I | 1-5 | | Decoder | Outputs |
|---------------------|----------------|----|------|------|-----|----|---------|---------|
| | | | 12 | 13 | 14 | 15 | U29B | U30 |
| NF | Name File | 1 | 1 | 1 | 0 | 0 | FILE | NAME |
| SN | Stop Names | 0 | 1 | 0 | 1 | 0 | NAMES | STOP |
| WX | Write auX | 0 | 0 | 1 | 0 | 1 | AUX | WRITE |
| SX | Stop auX | 0 | 0 | 0 | 1 | 0 | AUX | STOP |
| BF | Blank File | 1 | 1 | 0 | 1 | 1 | FILE | BLANK |
| UF | Unblank File | 1 | 1 | 1 | 1 | 0 | FILE | UNBLAN |
| BM | Blank Memory | 1 | 0 | 0 | 0 | 1 | MEMORY | BLANK |
| UM | Unblank Memory | 1 | 0 | 1 | 1 | 0 | MEMORY | UNBLAN |
| FF | Find File | 1 | 1 | 0 | 1 | 1 | FILE | FIND |
| FL | Find Location | 0 | 1 | 0 | 1 | 1 | NAMES | FIND |
| EF | Erase File | 1 | 1 | 0 | 0 | 0 | FILE | ERASE |
| EN | Erase Names | Ō | 1 | 0 | 0 | 0 | NAMES | ERASE |
| EM | Erase Memory | 1 | 0 | 0 | 0 | 0 | MEMORY | ERASE |
| EX | Erase auX | lo | 0 | 0 | 0 | 0 | AUX | ERASE |

code from I1-5 into U25. When the Control Instruction Handshaker generates CONTROL BUSY low, U29B and U30 are enables to decode the instruction. For each

instruction there are two bits, one from each decoder, that are active (low). Table 8-8 lists the Control Instructions, their code on I1-5, and the corresponding decoded outputs.

Note that the outputs from U29B designate which data bits are involved in the Control Instruction operation and the outputs from U30 designate what kind of operation is to take place. The two bits of each instruction can act singly and/or together, depending on the instruction, to select the required control functions in subsequent stages.

8-53. CONTROL INSTRUCTION HANDSHAKER.

Control Instructions are transferred from the I/O Board to the Control Board via a handshake operation. The four signals used in the handshake are: CONTROL INSTRUCTION, LATCH INSTRUCTION, CONTROL GET BUSY, and CONTROL BUSY. Figure 8-19 illustrates the sequence in which they occur.




Figure 8-19. Control Instruction Handshake Timing

The handshake circuit remains in the "busy" state until U36 detects a low pulse at any of its inputs. Any low input will reset U42A and return CONTROL BUSY high. The I/O Board is then enabled to issue a new Control Instruction. There are four different sequences which lead to the resetting of U42A:

U36-1, 2, and 6 sense completion of the immediate execute instructions NF, SN, WX, and SX. Note: both SN and SX are detected when U30 decodes (L=) STOP.

U36-12 detects execution of BF, UF, BM, and UM on the positive transition of FRAME (at U45-9). This transition signals the end of the frame during which the blanking bit modification occurs.

U36-3 detects execution of FF, FL, EF, EN, EM, and EX when DONE ERASE OR FIND is pulled low by the Memory Pointer Controller (Service Sheet 3C). This negative transition is the trailing edge of the pulse that loads the Write Pointer, the last step in execution of these instructions.

Service

U36-11 detects RESET from the I/O Board. RESET low clears out any Control Instruction being executed. Thus, it will pull the 1350A "out of the weeds" if it is trying to execute an invalid program statement that is read as a Control Instruction.

8-54. FRAME AND FILE DETECTOR.

The Frame and File Detector is enabled by any Control Instruction that generates BLANK, UNBLANK, FIND, or ERASE low. Any of these signals generates FIND FILE high. This enables U40A to be toggled and latches a new file name into the File Name Comparator on A4 (although the comparator output is only used for the file dependent commands FF, EF, BF, and UF).

When the Display Memory is addressing the Y Data Byte of the last word in memory (word address 2047), it outputs LAST ADDRESS high. U39A clocks U40A on the falling edge of LAST ADDRESS and FRAME goes low. When execution of the instruction is complete, U40A is reset.

The toggling of U40A also enables U40B to sense the File Name Comparator output, FILE FOUND, as each next X data byte is addressed. If the next word to be addressed in DO VECTOR mode is in the program specified file, then U48A outputs FOUND low.

Figure 8-20 illustrates typical Frame and File Detector waveforms.




Figure 8-20. Typical Frame and File Detector Response to BF




Figure 8-21. Control Board A1 Component Locator


Mnemonics on Control Board A1


- A0 Memory Address Bit 0 Serves important functions on both the Displey end Control Boards. It is used on the Display Board to determine when x or y information is being read or written. It determines the configuration of RAM for storage. On the Control Board it is a multiplex select line to determine whether File Name bits or Blanking bits are sent to memory. During x-time (A0 = low) File Names are selected and during y-time (A0 = high Blanking information is selected. When selecting which type of data, A0 also determines the read/write status of the memories by means of the Memory Read/ Write Controller.
- D1-O13 Deta Bits 1-12 transfer data linas between the Control Board and Pointer Address Multiplexer. D13 is not used.
- H = FILE FOUNO File nama information from the data lines is compered with those stored in the Parameter Memories. When a match occurs, H = FILE FOUND goes high.
- 11-15 Control instruction bus used for internal instrument control utilizing information decoded from the HP-IB bus.
- ID1-IO12 Input Deta bus after data from the HP-IB bus is buffered and latched, it is decoded for parameters (BLANK, UNBLANK, PEN ENABLE, etc.), multiplexed, gated and becomes the data bus D1-D12 ID13 is not used
- L = BLANK CHAR Blanks the beam between cheracters. Drives the Z-axis Blanking Controller.
- L = BLANK VECTOR Blanks the vector beam between non-connected points.
- L = CHAR Selects P = CHAR LATCH X and P = CHAR LATCH Y through Vector Generator Controller U3 (Schematic 3D) and causes these signals to transfer each stroke to the Vector Generator. Low only when the data is text, as controlled by the Character Generator.
- L = CHAR HOLOOFF Swings low after a character is detected to allow time for the text code to be decoded. Prevents any output from the Character Generator.
- L = CHAR OUTPUT ENABLE After L = CHAR has occurred there is a delay provided by the C12 U16D combination (schematic 3D). This allows time for text data to be latched to the Character Generator and decoded (L = CHAR HOLDOFF helps in this letter function). The low level of L = CHAR OUTPUT ENABLE enables the character output selectors U12, 13, 14 end 26 (schematic 5) and ceuses the character date to be sent to the Vector Generator.
- L = CONTROL BUSY Inhibits further control instruction axectuion when low. Low only when instructions are being carried out.
- L =CONTROL INST Goes low when control instructions have been received and decoded and stays low until instructions have been completed and the Control Instruction Handshaker has reset CONTROL BUSY to a logic high.
- L = DO WRITE A low level allows information to be written into memory low only when data is being transferred to memory
- L = INTERFACE HOLDOFF Inhibits further vector generation until the 1338A display can assimilate the data it has. Low inhibits, high continues.
- L = LOAO ADDR Active low loads pointer address into memory
- L = MEM CHIP ENABLE Enables U26 Memory Chip Enable Drive Schemetic 4A
 which allows Parameter Memory and Vector Memory RAMs to load data.
- L = MEM OUTPUT ENABLE Enables memory output drivers U29 and U30 is chemalic 4A i. This is the all encompassing write line which enables both Parameter and Vector Memories.
- L = RESET Momentarily low when instrument is powered on or a new program is to be initiated. Resets 17B and U23A
- L = VECTOR BUSY Indicates that data is being translated into analog form in the D/A.


 Converter, When high, the Vector Generator is processing available values and has not sent them to the D/A.
- L = VECTOR INHIBIT Holds the Vector Generator in a reset condition in which it cannot process or output data.

- L = WRITE DATA Write enable for the Vector Memory RAMs. Enables only the Vector
- L = WRITE PB1-PB6 Write Display Parameter Bits Write enables lines for only the Parameter Memories — can be used to write to individual memories depending on requirements.
- L = WRITING Generated from the DO WRITE command, this signal along with L = WRITE ENABLE, is used to create the L = WRITE DATA signal and to enabla the WRITE PB1-PB6 lines.
- LINE SYNC This signal, ganerated on the Power Supply board, is used to signel the start of the next frame. Sync rete is 120 Hz.
- N = CHANGE DATA This negative transition signals the I/O board that tha first byte of data (x-coordinetes) has bean written and it is ready for the second byte (y-coordinetes).
- N = CLR ADOR Negative transition cleers all memory eddress counters.
- N = CONTROL GET BUSY Negetive trensition clocks U42A via U411 (schematic 3A) to initiate the "Control Busy" sequence.
- N = LATCH INST Negative transition causes control instructions to be latched into the Instruction Latch, U25. It also ellows L = CONTROL INST to be clocked to the output of U42B, disabling the CONTROL INSTRUCTION HANDSHAKER (all on Schematic 3A). This ensures that no naw control instructions are latched in until the current instructions have been executed.
- N = LOAO AODR CTR Ceuses the address value from the pointer register to be transferred to the Memory Address Counter.
- N = MEMORY CLK Clock for the Memory Address Counters
- N = STORE POINTER AODR Stores the next x address.
- $\mathbf{P} = \mathbf{CHAR} \ \mathbf{LATCH} \ \mathbf{X} \mathbf{Letches} \ \mathbf{each} \ \mathbf{Cher} \ \mathbf{Stroke} \ \mathbf{to} \ \mathbf{the} \ \mathbf{Vector} \ \mathbf{Generator} \ (\mathbf{x}).$
- P = CHAR LATCH Y Latches each Char Stroke to the Vector Generator (y)
- P = FIND FILE Frame and File Detector (schematic 3A) is enabled by any of the control instructions that state BLANK, ERASE, UNBLANK, or FIND. This causes a new file name to be latched into the File Name Comparator.
- P = LATCH X Clocks the x deta into the Vector Generator.
- P = LATCH Y Clocks the y data into the Vector Generator.
- P = X ADDR Used to latch File Name Bits PBO5 and 6 into Color Bits Latch U65A. Also used to generate Color Velid Signal for 1338A Tri-color Display.
- P = Y ADDR Inverted and used as clock for TTL Blanking Latch U67. This latches information from File Name Bits PBO3-6 to determine which of 4 TTL outputs will be high (blanked).
- PARA BITS 1-6 Perameter Bits cerries paremeter information to the Parameter Memories. A0 determines the contents. When A0 = low |x-time| the Para Bits carry File Name data. When A0 = high |y-time| they carry "Pen Enable," "File Blanking," and "Auxiliary Bits."
- PB01-PB05 Name Bits See Section 8 1350 Memory Organization. for more complete explanation.
- PE BIT Pen Enable Bit tells the 1350A to blank or unblank when drawing a charactar or vector. 1 = unblanked (pen down), 0 = blanked (pen up). It is sent as a parameter in the y byte.
- POINTER SEL 1&2 Generated from DO VECTOR, WRITING and STORE WRITE POINTER. These are the address lines to the four bit pointer register steck in Display Memory (U18, U21, and U24 on schematic 4A).
- Z0-Z4 Blanking Level Bits carries informetion on the intensity of the vectors to the z-axis Level Controller

Model 1350A







8-55. SCHEMATIC 3B PRINCIPLES OF OPERATION (DATA INPUT CONTROL).

8-56. INTRODUCTION.

Schematic 3B covers three functional stages on the Control Board:

Data Gate
Display Parameter Latch and Multiplexer
Memory Read/Write Controller

The Data Gate buffers data lines ID1-13 and switches them all low during ERASE operations. The Display Parameter Latch stores X and Y byte parameter data to be written into memory. The Display Parameter Multiplexer alternately outputs the X and Y byte parameter data on PB1-6 as each X and Y address is generated. The Memory Read/Write Controller enables the appropriate RAMs in the Display Memory to accept data during DO WRITE or Control Instruction executions.

8-57. DATA GATE.

The Data Gate consists of U17A, U26, U27, and U28. It is always enabled except during an EF or EM execution. These two instructions are detected by U31B, U35C and U35D. EF or EM operations pull DATA ZERO low and cause the Data Gate to output all zeros. The erasure is then accomplished by writing these zeros over the coordinate or text data in the specified file or in the entire memory. The Table 8-9 summarizes the data on the INPUT DATA lines, ID1-13, and DATA lines, D1-13, during execution of Control Instructions.

8-58. DISPLAY PARAMETER LATCH AND MULTIPLEXER.

The Display Parameter Latch consists of U31C, U49A, U48C, U32, U48D, and U37. Under program control, these chips store parameter data to be written into memory except the PEN ENABLE (PE) bit, which is stored on the I/O Board.

The PE bit data is gated by U31C with DATA ZERO. DATA ZERO is low during all ERASE operations; for each word addressed in EM or EF executions, the PE bit is also erased (written=0).

The BLANKING bit is latched by U49A. If UNBLANK or ERASE NAMES is decoded, UNBLANK FILE (U49-4) toggles high. A BLANK (FILE or MEMORY) instruction resets U49A and pulls UNBLANK FILE low

File names are latched by U32 from D1-5 when NAME is decoded. EN gated by FRAME clears U32.

Auxillary blanking bits are latched by U37 from D1-4 when WRITE is decoded. AUX gated by FRAME clears the data from U37.

The selectors, U33 and U38, are driven by the A0 line of the MEMORY ADDRESS BUS (from the Display Memory). For A0 low (all even addresses), FILE NAME BIT 1-6 are passed through to the Display Memory on PARAMETER BIT 1-6. For A0 high; PE, UNBLANK FILE, and AUX BLANKING BIT 1-4 are passed onto PARAMETER BIT 1-6. Table 8-10 lists the data on each of the PARAMETER BIT lines during X and Y addressing periods.

| Table 8-9. Data on DATA | Lines During | Control Instructions |
|-------------------------|--------------|----------------------|
|-------------------------|--------------|----------------------|

| С | ontrol Instruction | Data Line | Content |
|----|--------------------|-----------|--------------------------------|
| NF | Name File | D1-5 | 5 bit file name (0-31) |
| SN | Stop Names | | |
| WX | Write auX | D1-4 | 4 bit aux blanking code (0-15) |
| SX | Stop auX | | |
| BF | Blank File | D1-5 | 5 bit file name (0-31) |
| UF | Unblank File | D1-5 | 5 bit file name (0-31) |
| BM | Blank Memory | | |
| UM | Unblank Memory | | |
| FF | Find File | D1-5 5 | bit file name (0-31) |
| FL | Find Location | D1-11 | 11 bit word address (0-2047) |
| EF | Erase File | D1-5 | 5 bit file name (0-31) |
| EN | Erase Names | | |
| EM | Erase Memory | | |
| EX | Erase auX | | |

Service Model 1350A

Table 8-10. Data on PARAMETER BIT 1-6 During X and Y Data Byte Addresses

| Para mete Bit | | A0 High (Y Byte Address) |
|---------------------|---|---|
| 1 2 3 | FILE NAME BIT 1 FILE NAME BIT 2 FILE NAME BIT 3 | PEN ENABLE BIT FILE BLANKING BIT AUX BLANKING BIT 1 |
| 4 5 | FILE NAME BIT 4 FILE NAME BIT 5 | AUX BLANKING BIT 2 AUX BLANKING BIT 3 |
| 6 | - NOT USED | AUX BLANKING BIT 4 |

8-59. MEMORY READ/WRITE CONTROLLER.

For every modification of memory content performed in the 1350A, the Memory Read/Write Controller (R/W Controller) must enable the required RAMs to accept the data. To perform this selection, the R/W Controller needs the following data: the mode of memory operation, whether the location addressed is to be modified, and the functions to be executed.

The mode information, either DO VECTOR or WRITING low, comes through U14C and U14D. The gating signal, WRITE ENABLE, is low only while the X and Y data bytes are addressed (not when the next X data byte is addressed). The resulting signals, WRITE DATA and WRITE DISPLAY PARAMETER BITS, enable the write functions in each respective mode.


For instance, WRITE DATA high enables WRITE AUX BITS (U16C, U46A), WRITE PE BIT (U54D,U55A), WRITE FILE NAME (U50B), and directly drives U47A to produce WRITE DATA low.


The qualification of whether an address is to be modified is made by the A0 line and the control signals, FRAME and FOUND.

A0 distinguishes between X and Y Data Bytes. When A0 is low, write operations involving the X Data Byte (file dependent operations) are enabled. When A0 is high, Y data byte write operations (blanking or auxillary) are enabled.

FRAME and FOUND (from the Frame and File Detector on Service Sheet 3A) gate MEMORY and FILE operations respectively. FRAME gates EN, EM, EX, BM, and UM (U35A, U34B, U34A, U44B) to begin the execution of these instructions with address 0. FOUND, which is also gated by FRAME, gates EF, BF, and UF (U34C, U44C). FOUND indicates the word addressed is in the program specified file.

When a Control Instruction is decoded, the resultant control signals define which RAMs data is written into. For example, U34B goes high after EN is decoded, when the next frame (FRAME low) begins. Then ERASE FILE NAMES high goes through U50 when enabled by A0 low and WRITE DISPLAY PARAMETER BITS high. WRITE OR ERASE FILE NAME high, then pulls WRITE PB1-6 low and writes the data from the PARAMETER BIT 1-6 into the current address location.





8-60. SCHEMATIC 3C PRINCIPLES OF OPERATION (MODE AND POINTER CONTROL).

8-61. INTRODUCTION.

Schematic 3C covers two stages on the Control Board:

Memory Mode Controller Memory Pointer Controller

The Memory Mode Controller selects the mode of memory operation, DO VECTOR, DO WRITE, or REFRESH. It also initiates each addressing cycle on a word by word basis. The Memory Pointer Controller generates the signals used to access the pointer registers and to modify their content.

8-62. MEMORY MODE CONTROLLER.

The three modes of operation, in order of priority, are: DO VECTOR, DO WRITE, and REFRESH. During each one word memory cycle, one of the three Flip-Flops, U5B, U8B, or U8A, will be toggled into the active state. This inhibits U11B, the MODE SELECT gate. Each cycle is selected until END OF MEMORY CYCLE low produces the negative-going RESET. U11B is then enabled to pass the clock signal; U5B, U8B, and U8A then select the next mode.

Each DO VECTOR mode cycle transfers a Coordinate or Text word into the input latch of the Vector Generator. If the data is a Text word, the Character Generator holds off further DO VECTOR cycles while it outputs the character stroke data. The individual strokes are transferred to the Vector Generator like a series of DO VECTOR mode Coordinate word transfers. For details about data transfer, see Service Sheet 3D, Vector Generator Controller, and Service Sheet 5, Character Generator.

While new data is being transferred into the Vector Generator, the data latched with the last DO VECTOR or character stroke transfer is being translated into analog display waveforms. VECTOR BUSY low indicates data is being translated. When VECTOR BUSY goes high, the Vector Generator begins to process the newly latched values. This transition also enables the Memory Mode Contoller to start a new DO VECTOR cycle - to transfer another set of data into the Vector Generator input latches. If a character is being drawn, VECTOR BUSY high enables the transfer of the next stroke coordinates.

Preconditions for entering DO VECTOR mode are established by U2B. This gate inhibits DO VECTOR mode if it receives VECTOR INHIBIT low, CHAR low, or for ~280 ns after the last DO VECTOR operation.

VECTOR INHIBIT is generated by the Vector Generator Controller (on Service Sheet 3D). When low, this signal locks out further DO VECTOR cycles during LINE SYNC HOLDOFF, INTERCONNECT HOLDOFF, or CHAR HOLDOFF conditions.

CHAR is produced by the Character Generator; it signals that the word just read from the Display Memory is a text word. CHAR low locks out DO VECTOR cycles while the Character Generator outputs the individual strokes of the character.

The time delay of \sim 280 ns established by R6 and C3 to allow a DO WRITE cycle to be executed between DO VECTOR cycles.

When enabled by U2B, U5A produces DO VECTOR NEXT high with the first clock after VECTOR BUSY goes high. This inhibits DO WRITE and REFRESH modes via U7A and U7B. On the next clock, U5B toggles and DO VECTOR mode is selected. DO VECTOR low inhibits the Mode Selector through U11B until END OF MEMORY CYCLE low.

DO WRITE mode is entered after the I/O Board latches a complete word to be written into memory. When the data is ready for transfer, the I/O Board pulls DO WRITE low. On the next clock, U4B toggles WRITE NEXT low. Then, while U5A is inhibited (typically because of the $\sim\!280$ ns time delay between DO VECTOR cycles), U8B is clocked. This toggles WRITING high and begins the execution of the write operation.

U11A and U10B are used to holdoff a DO WRITE cycle after a character has been drawn. At the end of drawing a character, CHAR goes high. U10-8 toggles low; U4B is held "set". The next DO VECTOR cycle resets U10B and allows DO WRITE cycles again to be executed.

A REFRESH mode cycle is executed if DO VECTOR mode is inhibited for more than $\sim 75~\mu s$. This insures the minimum refresh rate requirement of the Display Memory RAMs is satisfied. U13 generates the time window during which a DO VECTOR cycle must occur. U21B holds the timer reset during the execution of each DO VECTOR or REFRESH cycle.

8-63. MEMORY POINTER CONTROLLER.

For each one word memory cycle, control signals must be generated to select the appropriate pointer, to transfer its data to the Memory Address Counter, and then, at the end of the cycle, to store a new address value back into the pointer.

U16A and U16B generate the pointer select code based upon the signals: DO VECTOR, WRITING, and STORE WRITE POINTER. The outputs of these gates, POINTER SELECT 1 and 2, are the address lines to the four byte pointer register stack in the Display Memory. Table 8-11 lists the address code of each pointer register.

Service Model 1350A

Table 8-11. Pointer Register Addresses

| Pointer | Pointer Select 1 | Pointer Select 2 |
|---------|---------------------|---------------------|
| Read | 0 | 0 |
| Write | 1 | 1 |
| Refresh | 0 | 1 |

As each memory cycle is begun, U7C sets U18C and U18D enabling U24 to count two clocks, then generate LOAD POINTER high and LOAD ADDR CNTR low. LOAD POINTER triggers the Memory Timing Generator (on Service Sheet 3D) which provides the clock and enable signals to the Display Memory. LOAD ADDR CNTR transfers the address value from the selected pointer register to the Memory Address Counter.

At the end of each memory cycle, a new address is stored in the respective pointer. The Memory Timing Generator outputs END OF CYCLE low which U17C translates to STORE POINTER ADDR low. This signal loads the next X address from the Memory Address Counter into the pointer register selected by U16A and B.

The Write Pointer is also loaded with an address during execution of ERASE or FIND instructions. This operation occurs during a DO VECTOR cycle after the X Data Byte address is transferred from the Read Pointer into the Memory Address Counter. The new address to be written into the Write Pointer is established on the input lines to the pointer register stack while the X Data Byte is addressed. It is then clocked in by STORE POINTER ADDR low. Figure 8-24 illustrates pointer control signal timing.






Figure 8-24. Pointer Control Signal Timing

For example, ERASE instructions load address 0 into the Write Pointer. Erasures are always completed at the last address in memory, when FRAME goes high. U45B detects this edge and sets U49C. READY TO STORE is clocked into U60A at the start of the next DO VECTOR cycle. This produces LOAD WRT POINTER high which enables U17D. At the pointer register inputs is the X Data Byte address of the first word of the new frame, address 0. The X ADDR goes high and U17D outputs STORE WRT POINTER high. This edge drives U16A and B to the select code for the Write Pointer and causes U17C to output STORE POINTER ADDR low. U49C and U60A are then reset and POINTER SELECT 1 and 2 return to the code for the Read Pointer. The resetting of U60A produces DONE ERASE OR FIND which signals to the Control Instruction Handshaker that the ERASE instruction execution is complete.

The FIND instructions, FF and FL, modify the Write Pointer data in a similar fashion. FF sets U49C when the File Detector outputs FOUND low. This signals that the next word to be addressed in DO VECTOR mode is in the program specified file. So when the X Data Byte of the next word is addressed, this value is loaded into the Write Pointer. FL sets U49C directly. When LOAD WRT POINTER goes high, U20B outputs LOAD ADDR low. This causes the pointer register inputs to read data from the D1-13 lines. The program specified address is on D1-13 and is loaded into the Write Pointer when STORE POINTER ADDR goes low.





8-64. SCHEMATIC 3D PRINCIPLES OF OPERATION (MEMORY TIMING AND OUTPUT CONTROL).

8-65. INTRODUCTION.

Schematic 3D covers two stages on the Control Board:

Memory Timing Generator Vector Generator Controller

The Memory Timing Generator produces the clocks and enable signals which govern the memory addressing and data transfer. The Vector Generator Controller selects the source of data and control signals into the Vector Generator.

8-66. MEMORY TIMING GENERATOR.

The Memory Timing Generator is triggered by the trailing edge of LOAD POINTER. As each memory cycle is initiated, the pointer transfers the pointer address to the Memory Address Counter and sets U15A. CLOCK INHIBIT toggles low and the clock gate, U6A, is enabled to pass the 24.6 MHz reference clocks.

The basic timing pulses are produced from this reference clock by U23 and U22A. U23-11 outputs a positive edge at the count of eight clocks. At the count of eleven, U22A outputs NEXT ADDR low. This enables U23 to parallel load zeros on the next (twelfth) clock.

When U23 loads zeros, U22-12 returns high. This transition enables U23 to start counting again and clocks U19. Each clocking of U19 defines a new addressing period. A complete memory cycle has three distinct periods: X Data Byte address, Y Data Byte address, and next X Data Byte address.

The circuit of U12A, U6B, U12B, and U15 detects the eighth clock in the third (next X) period. U12B outputs END OF CYCLE low which enables U23 to reset on the next reference clock. It also stores the current (next X) address in the pointer stack. (See Memory Pointer Controller, Schematic 3C.)

The ninth clock in the next X Data Byte period completes the cycle. It switches END OF CYCLE high and resets U23. U15A toggles, producing END OF MEM CYCLE low and CLOCK INHIBIT high. END OF MEM CYCLE low inhibits U23 from counting. It also resets U15B for the next memory cycle and resets the Mode Controller (Schematic 3C). CLOCK INHIBIT high blocks the reference clock until the next memory cycle is begun.

The Memory Address Counters are incremented by MEM CLK. This pulse is generated by U21A at the start of each of the three addressing periods.

The X,Y, and NEXT X ADDR signals are used to latch data from the Display Memory into the Character Generator and Vector Generator. These signals occur after the corresponding address is established in the Display Memory and the RAM output data is valid. U29A decodes the outputs from U19 during DO VECTOR cycles. It then selects the appropriate gates, U6C, U6D and U9D, or U9C to enable.

U18A, U1D, and U12C produce the enable signal to the RAM chips and provide the clock pulse to the address clock gates. The output of U18A goes low at the beginning of each addressing period and stays low until the ninth reference clock. U12C produces a low pulse during the period of the eighth reference clock.

U20D produces a negative edge when U19.5 is toggled high. CHANGE DATA low signals the I/O Board that the Y address period is beginning and to put the Y data on D1-13. Figure 8-26 illustrates typical memory timing waveforms.




Figure 8-26. Memory Timing Signals

8-67. VECTOR GENERATOR CONTROLLER.

When the 1350A is in DO VECTOR mode, X and Y Data Bytes are transferred into the Vector Generator and the Character Generator from the Display Memory. If the addressed word contains the text flag (X data = 1023) the Character Generator outputs the series of vectors (strokes) defined by the character code in the Y Data Byte. The Vector Generator processes coordinate and text data in the same way; the basic operational difference between the two is the source of the data and data transfer control signals.

When a word is read from the Display Memory by the Vector and Character Generators, CHAR is high. U20C and U16D are in their normal state, MEMORY OUTPUT ENABLE low and CHAR OUTPUT ENABLE high. If the word is text, the Character Generator pulls CHAR low. U20C and U16D then disable the Display Memory output and enable the Character Generator to output the character stroke data to the Vector Generator.

The LATCH X and Y signals clock the data to be drawn into the Vector Generator. When CHAR is high, these


Service Model 1350A


signals are actually X ADDR and Y ADDR CLKs. They signify the X and Y Data Bytes are addressed and that valid data is on V1-10 bus. If the data is text, the Character Generator pulls CHAR low and outputs CHAR LATCH X and Y to transfer each stroke to the Vector Generator.

VECTOR INHIBIT low holds the Vector Generator in a reset condition in which it cannot process or output data. While CHAR is high, U2A determines whether a holdoff condition exists. It senses when the Mode Controller has selected DO WRITE or REFRESH mode, or if the I/O Board has received a holdoff request from a display.

Any of these conditions generate CONTROL HOLDOFF low. When a character is first detected, the Character Generator outputs CHAR HOLDOFF low. It stays low until the text code is decoded and the Character Generator is ready to output the stroke data.

U53A OR's the HOLDOFF signal with the output of the line sync circuit. In LINE SYNC mode the 1350A begins each new frame in phase with the second harmonic of line frequency. The positive edge of FRAME END toggles U61B, and generates HOLDOFF UNTIL LINE SYNC. If S2 is closed, U53A then outputs VECTOR INHIBIT until U61B is reset.







8-68. SCHEMATIC 3E PRINCIPLES OF OPERATION (Z-AXIS OUTPUT).

8-69. INTRODUCTION.

Schematic 3E covers three stages on the Control Board:

Z-axis Blanking Controller Z-axis Level Controller Z-axis Amplifier

The Z-axis Blanking Controller reads the blanking data of each coordinate or text word as its transferred to the Vector Generator. From this data, it generates the blanking input to the Z-axis amplifier. The Z-axis Level Controller latches the five bit intensity code computed by the Vector Generator and converts it into an analog waveform. The Z-axis amplifier sums the blanking and intensity signals and drives the 50-ohm Z-axis output.

8-70. Z-AXIS BLANKING CONTROLLER.

The blanking inputs are combined in U51A, U43A, and U53B. U43A latches the PE and UNBLANK FILE data on the positive (trailing) edge of Y ADDR. This word level data is then OR'ed with BLANK CHAR so the individual strokes of a character may be blanked.

As each vector or character stroke is drawn, VECTOR BUSY goes high and clocks the blanking data into U43B. VECTOR BUSY high also triggers U64B which provides a delayed clock to U60B. The delay

compensates for the delay time required in the Vector Generator. With the trailing edge from U64B, U60B loads and outputs the blanking signal.

For some types of display information, a clearer picture is drawn if the Point Blanking circuit, U64A, is enabled. U64A generates a blanking pulse after each vector or character stroke is drawn. C28 and R38 set the delay from the end of the stroke (VECTOR BUSY low) until the blanking pulse is generated. This allows the user to optimize the output for the display being driven.


8-71. Z-AXIS LEVEL CONTROLLER.


The Vector Generator computes how bright each vector should be drawn. This data is put on the Z0-4 lines; VECTOR BUSY is pulled high, and the vector is drawn. U63 latches the intensity bits on the transition of VECTOR BUSY high and U62 converts them into a proportional current. Note the +REF input on U62. The current into it scales the output current. R55 is adjusted such that when the rear panel Z-GAIN pot is fully clockwise and Z0-4 are all high, the Z-axis output is +1 volt.

8-72. Z-AXIS AMPLIFIER.

U65 sums the output currents from the Blanking and Level Controllers, and converts them to a voltage. Q1 provides the buffering needed to drive the 50-ohm output. R56 and 57 provide an offset adjustment which is used to set the minimum unblanked Z output at \sim 40 mV when Z0-4 are all low.

Model 1350A





LOGIC DEVICE POWER CONNECTIONS:

NOTE

- 1. GATES ARE SYMBOLIZED ACCORDING TO CIRCUIT FUNCTION:
- 2. UNLESS OTHERWISE INDICATEO:
 RESISTANCE IN OHMS
 CAPACITANCE IN PICOFARAOS
 INDUCTANCE IN MICROHENRIES
- 3. UNLESS OTHERWISE INOICATEO:
 LOGIC LEVELS ARE TTL:
 +2.0V TO +5.0V ="1"=H
 0V TO +0.8V ="0"=L
- 4. R38 IS USED TO COMPENSATE
 FOR THE RESPONSE TIME OF THE DISPLAY
 BEING ORIVEN WHEN POINT BLANKING IS ENABLED.
 ADJUST PER INSTRUCTIONS IN SECTION V.
- 5.R37 COMPENSATES THE DELAY OF X AND Y OUTPUT DATA THROUGH THE VECTOR GENERATOR.
 ADJUST PER INSTRUCTIONS IN SECTION V.
- 6.R55 & R57 AOJUST THE SPAN AND OFFSET OF THE Z OUTPUT SIGNAL. AOJUST PER INSTRUCTIONS IN SECTION V.

PARTS ON THIS SCHEMATIC

| PA | RTS | ОИ | СНА | SSIS | |
|--|-----|----------|--------|--|-------------------|
| AZXA1 J3 Z | ОПТ | R1 W8 | Z GAIN | | |
| PART | OF | A1 | CON | TROL | BD |
| C20-34 C36-65 CR1 E3-6 L1 P/OP1 | | ND | | U1E,1F, U120,22 U510,53 U55C,60 | C,43,48D C,530 |

1350A-101

3 E



8-73. DISPLAY BOARD ASSEMBLY A4. (SERVICE SHEET 4).

8-74. DISPLAY BOARD TROUBLESHOOTING.

A troubleshooting flow chart for the Display Board assembly is shown in figure 8-29.

8-75. GENERAL INFORMATION.

Display Board Assembly A4 contains the Memory for all data, control, and parameter functions; the control circuits for processing Vector information in the plot absolute (PA) mode; and two Digital to Analog Converter (DAC) circuits as output to the X-Y Display.

The Simplified Block Diagrams for A4 show major functional stages and their corresponding schematic locations (4A-4E). Detailed signal and stage descriptions are covered by the explanations of each of the five schematics. Figure 8-30 is the Simplified Block Diagram for Schematic 4A. Figure 8-33 is the Simplified Block Diagram for Schematics 4B-4E.

8-76. OPERATING OVERVIEW.

The Display Board contains three functional areas:

Memory and assocaited circuits, Arithmetic circuits for vector generation, and two Digital To Analog Converters.

All Memory Data and Control signals are received from the Control Board. Data is written to, and read from the Display Memory under control of the Memory Read/Write line and Chip Enable signal. PARAMETER BITS 1-6 are written to, and read from the Display Memory under the control of six individual Read/Write lines and the Chip Enable signal.

Memory is normally addressed sequentialy from memory address 0 to 2048 by the Memory Address Counter. Should an interruption in the sequential addressing occur, the next address in the sequence is stored as a pointer in the Pointer Address Memory. The pointers allow the system to remember the next location to be addressed in each mode of operation. A pointer is stored to remember the next memory location to be read from, written to, or refreshed.

After data has been programmed and stored in Display Memory, the memory data is then read for use of the Vector and Character generators.

The first data byte from memory is always read when Address line 0 (A0) is low. If all vector data (V1-V10) in the first byte is low (=1023) this indicates the word is text and the following byte (A0=H) is sent to the character generator. If the data in the first byte (A0=L) is not all

low (<1023), this byte is the X Vector Coordinate and the following byte (A0=H) is the Y Vector Coordinate. The X and Y Coordinates are then sent to the Vector Generator portion of the Display Board.

Display Memory data (V1-V10) is latched into the X and Y Vector Generator logic circuits by the LATCH X and LATCH Y signals from the Control Board.

After the X and Y Coordinates are stored in the X and Y Coordinate Storage registers a vector is generated from the end of the previous vector to the new X,Y coordinate.

Vector Generation is accomplished by first determining how far in each plane (X and Y) the pen (beam) must move. This is done by subtracting the starting position from the input coordinate. This subtraction results in the absolute length of the vector in each plane and determines the direction of the vector. As an example, if the position is less than the coordinate (position 0; coordinate 200) the vector must be drawn in the positive direction (left to right in the X plane; bottom to top in the Y plane), however, if the position is larger than the coordinate (position 200; coordinate 0) the vector must be drawn in the negative direction. The direction of the vector determines if the Position Counter will count up (positive direction vector) or down, and the absolute length of the vector determines how many counts the Position Counter must make.

The position-to-coordinate difference will be complemented if it is a negative value. The complement causes the absolute length input to the X and Y Length Detectors to be the same regardless of sign.


The X and Y Length Detectors are loaded with the absolute length value of the vector and do a shift right operation until the length of the longest vector is determined. This shift operation will determine the time required to draw this vector.


After the shift right operation is complete, the Vector Busy Flip-Flop is set and 24.6 MHz clocks are gated to the X and Y Length-Rate Clock and End of Vector Clock circuits. The X and Y Length-Rate Clock circuits provide clocks to their respective Position Counters, causing the counters to increment or decrement to the input coordinate position. The End of Vector Clock circuit counts input clocks and will reset the Vector Busy Flip-Flop after a predetermined time.

As the Position Counters are incremented or decremented, the inputs to the Digital to Analog Converters are changed. The DACs convert the Position Counter outputs to a ramp potential of 0 V to 1 V for input to the X-Y Display unit.

Intensity Modulation data is extracted from the X and Y Length Detectors and provided to the Control Board as Z0-4.

Model 1350A






CHECI


<


CHECK: L = L = AND L = W INPUTS FRI (SCHEMATI


<

TRO HAS IS N











1350A/X002


TROUBLESHOOT DACS - +15V AND -15V,

DAC DUTPUT DRIVERS





TROUBLESHOOT LATCH X FROM CONTROL BOARO







Figure 8-29. Display Board A4 Troubleshooting Flow Chart (Sheet 2 of 2)



8-77. SCHEMATIC 4A PRINCIPLES OF OPERATION.

Schematic 4A contains:

- 1. Display Memory
- 2. Memory Chip Enable
- 3. Memory Address Counter
- 4. Pointer Address Memory
- 5. Pointer Address Multiplexer
- 6. File Name Comparator
- 7. Vector Bus Driver

8-78. OPERATING OVERVIEW.

The Display Memory is comprised of sixteen random access memory (RAM) ICs (U1-U16). Each RAM is a 4096 by 1 bit device. Of these RAMs, U7-U16 are used for vector coordinate data or text data and U1-U6 are used for display parameter data (file names and blanking information). For every X-Y Coordinate pair and every Text Flag/Character Code pair stored in memory, two successive address locations are used in each of the 16 RAMs. The first location is the X Data Byte and is always at an even address. The second location is the Y Data Byte and is always at an odd address. Together, the X and Y Data Bytes form a 32 bit data word, the basic unit of display information. Table 8-12 lists typical locations of coordinate and text word data in memory.

The Control Board selects one of three possible Display Memory operating modes: DO VECTOR, DO WRITE, or REFRESH.

DO VECTOR is the highest priority mode. In this mode, one word is read, one byte at a time, into the vector generator and is translated into the analog waveforms for display. Also, under program control, certain display parameter bits may be modified as they are read.

If the I/O Board receives a PA or TX instruction, it requests the Control Board to perform a DO WRITE

operation. In this mode, the vector generator is disabled, the Z-axis output is blanked, and the X and Y data bytes of the coordinate or text word are written into memory.

REFRESH is a default mode which is strictly an internal operation. It is used occasionally when the 1350A is in LINE SYNC or when it is plotting large characters to insure that the RAM refresh requirements are satisfied.

In each mode, memory operations are performed on a word by word basis. For every word, a three step memory cycle occurs. First, the X Data Byte location is addressed. Second, the Y Data Byte location is addressed. Third, the next X Data Byte address is generated and stored. After the third step, the Control Board reselects the memory mode and a new cycle is initiated. The value stored as the next X Data Byte address is then recalled and becomes the X Data Byte address for the new cycle. In this way, the 1350A scrolls sequentially through all 2048 word locations; after the last memory address, the process begins again with location 0. Each complete pass through all 2048 word locations is called a frame.

For each mode there is a special memory register (U18,21,24) in which the next X Data Byte address is stored. These registers are the Pointer Address Memory and contain the Read, Write, and Refresh pointers. The pointer system allows the Control Board to change from one mode to another, addressing different areas of memory, but still remember the proper location for the next operation in each mode. There are several ways in which the write pointer may be loaded with a specific address to enable the programmer to access a particular word location. Operation of the pointers is discussed in more detail in the following paragraphs.

8-79. DETAILED OPERATION.

The three major modes of operation, DO VECTOR, DO WRITE, REFRESH, and the File Name Comparator are discussed in detail as follows:

DO VECTOR

When the Control Board selects the DO VECTOR mode, the Control Board will input the signals required by the

Table 8-12. Coordinate and Text Words in Memory

| Word Addr | | Memory Addr | Coord/Text Data | Parameter |
|--------------|---------------|----------------|--|----------------------------|
| 1 | COORD WORD | 0 | X Data Byte: X Coordinate Y Data Byte: Y Coordinate | File Name Blanking Bits |
| 2 | TEXT WORD | 2 3 | X Data Byte: Text Flag Y Data Byte: ASCII+CS | File Name Blanking Bits |

Service Model 1350A

Display Board to read an X Data Byte from memory, increment the Memory Address Counter one count, read a Y Data Byte from memory, increment the address counter a second time, and write the new X Data Byte address into the Pointer Address Memory as a read pointer.

The sequence of signals for this operation is as follows:

- 1. Input lines POINTER SELECT 1 and POINTER SELECT 2 are pulled low to address the Read Pointer locations of the Pointer Address Memory (U18,21,24), making the read address available to the Memory Address Counter.
- 2. L=LOAD ADDR CNTR and a positive transistion on the L=MEM CLK will load the read pointer into the Memory Address Counter.
- 3. L=MEMORY CHIP ENABLE is set high to bring all memory chips (U1-U16) out of the low power standby state.
- 4. L=WRITE DATA and L=PARAMETER BITS 1-6 are all set high to place Display Memory in the read mode.
- 5. L=MEMORY OUTPUT ENABLE will go low to enable the Vector Bus Driver (U29, 30) outputs V1-V10. At this point the X Data Byte is available on the V1-V10 output bus. A LATCH X signal is now produced by the Control Board to store the X Data Byte in the X Coordinate Storage register on schematic 4C.
- 6. L=MEMORY CHIP ENABLE will go low.
- 7. L=MEM CLK will increment the Memory Address Counter (U19, 22, 25).
- 8. L=MEMORY CHIP ENABLE is returned high. The Y Data Byte is now available on the V1-V10 lines. A LATCH Y signal is now produced by the Control Board to store the Y Data Byte in the Y Coordinate Storage register on schematic 4D.
- 9. L=MEM CLK will again increment the Memory Address Counter (U19, 22, 25).
- 10. L=LOAD ADDR is brought high to gate the Memory Address Counter output through the Pointer Address Multiplexer.
- 11. L=STORE POINTER ADDR will go low, which writes the new X Data Byte address into the same location of the Pointer Address Memory (U18, 21, 24) that was read to begin this sequence.

DO WRIT

When a DO WRITE command is sent from the I/O Board to the Control Board, the Control Board will

provide the signals required to read the Write Pointer, write an X Data Byte into memory, increment the Memory Address Counter one count, write a Y Data Byte into memory, increment the Memory Address Counter a second time, and write the new X Data Byte address into the Pointer Address Memory as a Write Pointer.

The sequence of signals for the DO WRITE operation is

- 1. Input lines POINTER SELECT 1 and POINTER SELECT 2 will both go high to select the write pointer location of the Pointer Address Memory (U18, 21, 24), making the write address available to the Memory Address Counter.
- 2. L=LOAD ADDR CNTR and a positive transistion on the L=MEM CLK will load the write pointer into the Memory Address Counter (U19, 22, 26).
- 3. L=MEMORY CHIP ENABLE is set to high to bring all memory chips (U1-U16) out of the low power standby state.
- 4. L=WRITE DATA to U7 through U16 and L=WRITE PARAMETER BITS 1-6 to U1 through U6 will all be low to put Display Memory in the write mode.
- 5. Data on input lines D1-D10 and PARAMETER BIT 1-6 are written to the addressed Display Memory locations as the X Data Byte.
- 6. L=MEMORY CHIP ENABLE will go low.
- 7. L=MEM CLK will increment the Memory Address Counter one count.
- 8. L=MEMORY CHIP ENABLE will be returned high.
- 9. Data on data lines D1-D10 and PARAMETER BIT 1-6 are written to the addressed Display Memory locations as the Y Data Byte.
- 10. L=MEMORY CHIP ENABLE will go high.
- 11. L=MEM CLK will again increment the Memory Address Counter one count.
- 12. L=LOAD ADDR is brought high to gate the Memory Address Counter output through the Pointer Address Multiplexer.
- 13. L=STORE POINTER ADDR will go low, which writes the new X Data Byte address into the same location of the Pointer Address Memory that was read in the first step of this sequence.

REFRESH

All Display Memory must be refreshed every 2 milliseconds so that data is not lost. Refresh is accomplished by cycling through the 64 addresses of the lower-order address inputs, A0 through A5, or by addressing every row of memory, A6 through A11, within any 2 millisecond period. Normally, all Display Memory will be addressed within 2 ms while operating in the DO VECTOR mode. However, when operating in Line Sync or drawing a series of large characters the refresh requirements may not be satisfised. In this case the Control Board will initiate a Refresh Cycle. In the Refresh Cycle the Control Board will input the signals required to read the Refresh Pointer, increment the Memory Address Counter, and write the new Refresh Pointer into Pointer Address Memory.

The sequence of signals for the Refresh Cycle is as follows:

- 1. Input line POINTER SELECT 1 is pulled low and POINTER SELECT 2 is set high to address the refresh location of Pointer Address Memory (U18, 21, 24).
- 2. L=LOAD ADDRESS and a positive transistion of the L=MEM CLK will load the refresh pointer into the Memory.
- 3. L=MEMORY CHIP ENABLE is set high to bring all memory chips (U1-U16) out of the low power standby state.
- 4. L=MEMORY CHIP ENABLE is dropped low.
- 5. L=MEM CLK will increment the Memory Address Counter (U19, 22, 28) one count.
- 6. Steps 3 through 5 are repeated to address one X Data Byte location and one Y Data Byte location.
- 7. L=LOAD ADDRESS is brought high to gate the Memory Address Counter (U19, 22, 25) outputs through the Pointer Address Multiplexer (U17, 20, 23).
- 8. L=STORE POINTER ADDR will go low, which writes the new pointer address into Pointer Address Memory (U18, 21, 24). This cycle is repeated as

necessary to insure all Display Memory locations are refreshed within a 2 ms period.

FILE NAME COMPARATOR

The File Name Comparator is a special function circuit on schematic 4A and is used when a FIND FILE signal is sent from the Control Board to the Display Board. The I/O instructions Find File, Blank File, Unblank File, Erase File, Blank Memory, Unblank Memory, and Find Location all cause the Control Board to produce the FIND FILE signal.

The file to be found must have been previously named and data stored in the file location for the file to exist. Should a Find File be attempted for a file that does not exist, the system will lock-up in a memory search operation.

The FIND FILE command causes the memory to be searched until a comparison is made between a name in memory and a Control Board input. The file to be found is "named" on data input lines D1 through D5. The sequence of signals for the find file operation is as follows:

- 1. A positive transistion on the FIND FILE signal input P1 pin 53 latches the "name" into the storage register U27.
- 2. L=MEMORY CHIP ENABLE is brought high to bring all memory chips (U1-U16) out of the low power standby state.
- 3. L=WRT PB1-5 are brought high to place U1-U5 in the read mode.
- 4. The data lines L=BO1 through L=BO5 are now compared in U28 with the stored D1-D5 "name".
- 5. If the values ("names") are identical a H=FILE FOUND is sent from U28 to the Control Board.
- 6. If the values did not compare the Memory Address Counter (U19, 22, 25) is incremented and a comparison is made at the next memory location.
- 7. When the file has been found the Control Board will write the memory address of the file into the Pointer Address Memory (U18, 21, 24) as a Write Pointer.





Figure 8-31. Component Locator for Schematic 4A


Mnemonics on Display Board A4

- A0 Memory Address Bit 0 Serves important functions on both the Displey end Control Boerds. It is used on the Displey Boerd to determine when x or y informetion is being read or written. It determines the configuration of RAM for storege. On the Control Boerd it is a multiplex select line to determine whether File Name bits or Blanking bits are sent to memory. During x-time (A0 = low) File Names are selected end during y-time (A0 = high) Blanking informetion is selected. When eelecting which type of deta, A0 also determines the read/write stetus of the memories by meens of the Memory Read/ Write Controller.
- D1-D13 Data Bits 1-12 transfer data lines between the Control 8oard and Pointer Address Multiplexer. D13 is not ueed.
- H = FILE FOUND File name information from the deteilnes is compered with those stored in the Perameter Memories. When e metch occurs. H = FILE FOUND goes high.
- L = BLANK CHAR Blanks the beem between cheracters. Drives the Z-axis Blenking Controller.
- L = BLANK VECTOR Blanks the vector beem between non-connected pointe.
- L = CHAR Selects P = CHAR LATCH X end P = CHAR LATCH Y through Vector Generator Controller U3 (Schematic 3D) and causes these signels to trensfer each stroke to the Vector Generator. Low only when the data is text, as controlled by the Cherecter Generator.
- L = CHAR HOLDOFF Swings low after a cheracter is detected to ellow time for the text code to be decoded. Prevents any output from the Charecter Generator.
- L = CHAR OUTPUT ENABLE After L = CHAR hes occurred there is a deley provided by the C12 U16D combination (schematic 3D). This allows time for text dete to be letched to the Cheracter Generator and decoded (L = CHAR HOLDOFF helps in this latter function). The low level of L = CHAR OUTPUT ENABLE enables the character output selectors U12, 13, 14 end 28 (schematic 5) and causes the character deta to be sent to the Vector Generator.
- L = INTERFACE HOLDOFF Inhibits further vector generation until the 1338A display can assimilate the data it has. Low inhibits, high continues.
- L = LOAD ADDR Active low loeds pointer address into memory.
- L = MEM CHIP ENABLE Enables U26 Memory Chip Enable Drive (Schemetic 4A) which ellows Parameter Memory and Vector Memory RAMs to load dete.
- L = MEM OUTPUT ENABLE Enables memory output drivers U29 end U30 (schemetic
 4A). This is the all encompassing write line which enables both Perameter and
- L = VECTOR BUSY Indicates that date is being trensleted into analog form in the D/A Converter. When high, the Vector Generator is processing available values and has not sent them to the D/A.

- L = VECTOR INHIBIT Holde the Vector Generator in a reset condition in which it cannot process or output date.
- L =: WRITE DATA Write enable for the Vector Memory RAMs. Enables only the Vector Memories.
- L = WRITE PB1-PB6 Write Display Parameter Bits Write enables lines for only the Peremeter Memories — can be used to write to individual memories depending on requirements.
- N = CLR ADDR Negative trensition clears all memory address counters.
- N = LOAD ADDR CTR Ceuses the eddress value from the pointer register to be transferred to the Memory Addrese Counter.
- N = MEMORY CLK Clock for the Memory Address Countere.
- N = STORE POINTER ADDR Stores the next x addrese.
- P = CHAR LATCH X Latches each Char Stroke to the Vector Generator (x).
- P = CHAR LATCH Y Letches each Char Stroke to the Vector Generator (y).
- P = FIND FILE Freme and File Detector (schematic 3A) is enabled by any of the control instructions that state BLANK, ERASE, UNBLANK, or FIND. This ceuses a new file name to be letched into the File Neme Comperetor.
- P = LATCH X Clocks the x data into the Vector Generator.
- P = LATCH Y Clocks the y dete into the Vector Generator.
- P = X ADDR Used to letch File Name Bits PBO5 end 6 into Color Bits Latch U65A. Also used to generate Color Velid Signel for 1338A Tri-color Displey.
- P = Y ADDR Inverted end used es clock for TTL Blenking Latch U67. This letches information from File Name Bits PBO3-6 to determine which of 4 TTL outputs will be high (blanked).
- PARA BITS 1-6 Peremeter Bits carries parameter information to the Parameter Memorles. A0 determines the contents. When A0 = low (x-time) the Pera Bits cerry File Neme dete. When A0 = high (y-time) they cerry "Pen Eneble," "File Blanking," end "Auxiliery Bits."
- PB01-PB05 Neme Bits See Section 8 1350 Memory Organization, for more complete explanation.
- POINTER SEL 1&2 Generated from DO VECTOR, WRITING and STORE WRITE POINTER. These are the address lines to the four bit pointer register stack in Displey Memory (U18, U21, end U24 on echemetic 4A).
- Z0-Z4 Blenking Level Bits carries information on the intensity of the vectors to the z-axis Level Controller.

Model 1350A








Figure 8-32. Schematic 4A 8-43




Figure 8-33. Simplified Block Diagram for Schematics 4B-4E

8-80. SCHEMATIC 4B PRINCIPLES OF OPERATION.

Schematic 4B contains:

- 1. X and Y Vector Length Detectors.
- 2. X and Y Length-Rate Clock circuits.
- 3. End of Vector Clock circuit.
- 4. 24.6 MHz Clock.
- 5. Restart Timer.
- 6. Z Intensity Modulation Detector.
- 7. Start Vector Flip-Flops.
- 8. Vector Busy Flip-Flops.

Operation of the circuits on schematic 4B will be covered as follows:

Case 1 - Special Hardware Case 2 - Vector Generation

8-81. CASE 1. SPECIAL HARDWARE.

8-BIT SHIFT REGISTERS (U63 and U65-U68).

The 8-Bit Shift Registers are used as the X Vector Length Detector (U63, U68), Y Vector Length Detector (U65, U66), and the End of Vector Clock circuit (U67). These devices provide a parallel load, a shift right, and a shift left function. During normal operation only the parallel load and shift right function are used; the other functions are included in this discussion as an aid to troubleshooting. The functions are under control of pins 1 and 23 as follows:

- 1. Pins 1 and 23 are both high, the device is in a parallel load function. The data on input pins 3, 5,7,9,15,17,19, and 21 is available on the eight output pins after a positive transistion on the clock input pin 11.
- 2. Pin 1 is high and pin 23 is low, the device is in a shift right function and data is shifted right (top to bottom on schematic 4B) one data cell with each positive transition of the clock input pin 11 (the shift right serial input is pin 2).
- 3. Pin 1 is low and Pin 23 is high, the device is in the shift left function and data is shifted left (bottom to top on schematic 4B) one data cell with each positive transistion of the clock on pin 11 (the shift left serial input is pin 22).
- 4. Pins 1 and 23 are both low, the device will inhibit the clocking action of pin 11.

SYNCHRONOUS 6-BIT BINARY RATE MULTI-PLIERS (U69-U74)

The Synchronous 6-Bit Binary Rate Multipliers are used in the X Length-Rate Clock (U70, U74), Y Length-Rate Clock (U71, U72), and the End of Vector Clock circuit (U69, U73). These devices operate as follows: Parallel input data is applied to pins 3.2.15.14.1, and 4 which effectively divide the clock input on pin 9 by 2,4,8, 16,32 and 64 respectively. The clock input (pin 9) is gated with the parallel data inputs in such a manner that the output (pin 5) serial pulse train is proportional to the parallel input data. A timing diagram (figure 8-34) shows the relationship of the output pulses (pin 5) to the input clock (pin 11). Waveforms 1 through 6 show the outputs on pin 5 for each of the conditions where one, and only one, of the parallel inputs are active (high). When more than one of the parallel inputs are active their outputs (waveforms 1 through 6) are "ORed" together. As an example, with input pins 1 and 4 active a pulse is output on the 16th, 32nd, and 48th clock pulses as shown by waveform 7. Many combinations of active inputs are possible and the output will be different for each combination. During the period of the 64th clock cycle the "enable output" pin 7 will be low. After the 64th clock cycle the device is in a reset or start condition.

8-82. CASE 2. VECTOR GENERATION.

Refer to figure 8-35 and Schematic 4B throughout this discussion.

The 24.6 MHz Clock is a constantly running clock circuit and is the basis for all timing of the circuits of schematic

After the Vector Data has been read from memory and processed by the circuits of schematics 4C and 4D, an absolute length value for the X and Y Vectors is available as the parallel inputs to the X (U63, U68) and Y (U65,U66) Vector Length Detectors. The Vector Start Flip-Flops will begin their start sequence on the positive transistion of the first 24.6 MHz clock, which will set U82 pin 9 high. U82 pin 9 going high will clock U79B to the set state. With U79 pin 9 high the "D" input to U85B is enabled. U85B will set with the second positive transistion of U82 pin 9 (third 24.6 MHz clock) if L=VECTOR INHIBIT from the Control Board is high. U85B when set will place a low on the reset input of U82A, which will then fire the Restart Timer. When U85B is set it also enables the parallel load function of all Shift Registers (U63 and U65-U68). Data will be parallel loaded into the Shift Registers on the third positive transistion of U82 pin 9. The fourth positive transistion of U82 pin 9 will reset U85B and clock U85A into the set condition.

The data now contained in the X Vector Length Detector is the absolute distance the pen (beam) must move in the X plane and the Y Vector Length Detector contains the absolute distance the pen must move in the Y Plane. If either of these distances is 1/32 screen length or greater, one or more right shifts will take place. A Vector length of 1/32 screen or greater but less than 1/16 screen will load a high on output pin 14 of U63 or U65. A Vector length of 1/16 or greater but less than 1/16 screen will produce a high on output pin 10. A length of 1/16 screen or greater but less than 1/16 screen or greater but less than 1/16 screen or greater but less than 1/16 screen will produce a high on pin 8. A length of 1/16 screen or greater but less than 1/16 screen will produce a high on pin 6. A length of 1/16 screen or greater will produce a high on pin 4.

If a high is present on any input to U64A or U64B all Shift Registers are in the Shift Right function. A Shift Right will occur with each positive transistion of U82 pin 9 as long as any high is input to U64A or U64B. With each Shift Right operation the data is moved down in the Shift Register one data cell and a low is loaded into the top data cell. When all "ones" have been shifted out of the first five data cells, U81B is set with the next positive transition of U82 pin 9. The low on U81 pin 8 will force set the Vector Busy Flip-Flop removing the force set from U79A, and enable U78D. 24.6 MHz clocks are now available to the End of Vector Clock and Length-Rate Clock circuits.

The X and Y Length-Rate Clock circuits now output a pulse train (see timing diagram 1) to schematics 4C and 4D to increment/decrement the position counters. The End of Vector Clock circuit will clock the Vector Busy FF reset after the predetermined maximum vector length time has been reached. If no shift right operations occurred (<1/32 screen length vectors) U69 will count 32 of the 24.6 MHz clocks and output a low on pin 5. If one or more shift operations occurred, U69 will count 64 of the 24.6 MHz clocks and output a low on pin 7 allowing the next 24.6 MHz clock to toggle U79A. One 24.6 MHz clock is routed (U86A) to U73, then U79A is toggled back to its original state. If one shift had occurred the Vector Busy Flip-Flop will be reset after 64 clocks (U73 pin 5 going low). If more than one shift had occurred, the sequence repeats until the maximum count of 1024 clocks. After 1024 clocks the Vector Busy Flip-Flop must be reset.

When the Vector Busy Flip-Flop goes set, Z Intensity Modulation data is available to the Control Board.




Figure 8-34. Rate Multiplier Timing Diagram

U63,65...68-23 +5V (U85-9) 0 -PARALLEL LOAD ENAB U63,65...68-1 0 -(U85-8 AND X-Y VECTOR

Figure 8-35.

8-45

Vector Generation Timing Diagram

RATE MULTI-

ltipliers are used), Y Length-Rate tor Clock circuit follows: Parallel I.1. and 4 which 19 by 2,4,8, 16,32 n 9) is gated with er that the output al to the parallel 8-34) shows the to the input clock he outputs on pin and only one, of When more than re their outputs together. As an a pulse is output ses as shown by ictive inputs are ferent for each 64th clock cycle ter the 64th clock ondition.

N.

throughout this

ning clock circuit uits of schematic After the Vector Data has been read from memory and processed by the circuits of schematics 4C and 4D, an absolute length value for the X and Y Vectors is available as the parallel inputs to the X (U63, U68) and Y (U65,U66) Vector Length Detectors. The Vector Start Flip-Flops will begin their start sequence on the positive transistion of the first 24.6 MHz clock, which will set U82 pin 9 high. U82 pin 9 going high will clock U79B to the set state. With U79 pin 9 high the "D" input to U85B is enabled. U85B will set with the second positive transistion of U82 pin 9 (third 24.6 MHz clock) if L=VECTOR INHIBIT from the Control Board is high. U85B when set will place a low on the reset input of U82A, which will then fire the Restart Timer. When U85B is set it also enables the parallel load function of all Shift Registers (U63 and U65-U68). Data will be parallel loaded into the Shift Registers on the third positive transistion of U82 pin 9. The fourth positive transistion of U82 pin 9 will reset U85B and clock U85A into the set condition.

The data now contained in the X Vector Length Detector is the absolute distance the pen (beam) must move in the X plane and the Y Vector Length Detector contains the absolute distance the pen must move in the Y Plane. If either of these distances is 1/32 screen length or greater, one or more right shifts will take place. A Vector length of 1/32 screen or greater but less than 1/16 screen will load a high on output pin 14 of U63 or U65. A Vector length of 1/16 or greater but less than 1/8 screen will produce a high on output pin 10. A length of 1/8 screen or greater but less than 1/4 screen will produce a high on pin 8. A length of 1/4 screen or greater but less than 1/2 screen will produce a high on pin 6. A length of 1/2 screen or greater will produce a high on pin 4.

If a high is present on any input to U64A or U64B all Shift Registers are in the Shift Right function. A Shift Right will occur with each positive transistion of U82 pin 9 as long as any high is input to U64A or U64B. With each Shift Right operation the data is moved down in the Shift Register one data cell and a low is loaded into the top data cell. When all "ones" have been shifted out of the first five data cells, U81B is set with the next positive transition of U82 pin 9. The low on U81 pin 8 will force set the Vector Busy Flip-Flop removing the force set from U79A, and enable U78D. 24.6 MHz clocks are now available to the End of Vector Clock and Length-Rate Clock circuits.

The X and Y Length-Rate Clock circuits now output a pulse train (see timing diagram 1) to schematics 4C and 4D to increment/decrement the position counters. The End of Vector Clock circuit will clock the Vector Busy FF reset after the predetermined maximum vector length time has been reached. If no shift right operations occurred (<1/32 screen length vectors) U69 will count 32 of the 24.6 MHz clocks and output a low on pin 5. If one or more shift operations occurred, U69 will count 64 of the 24.6 MHz clocks and output a low on pin 7 allowing the next 24.6 MHz clock to toggle U79A. One 24.6 MHz clock is routed (U86A) to U73, then U79A is toggled back to its original state. If one shift had occurred the Vector Busy Flip-Flop will be reset after 64 clocks (U73 pin 5 going low). If more than one shift had occurred, the sequence repeats until the maximum count of 1024 clocks. After 1024 clocks the Vector Busy Flip-Flop must be reset.

When the Vector Busy Flip-Flop goes set, Z Intensity Modulation data is available to the Control Board.





Figure 8-34. Rate Multiplier Timing Diagram

SCHEMATIC 4B TIMING ASSUME TO START L=V8 IS INACTIVE(HIGH) U82-5 HIGH









Figure 8-36. Component Locator for Schematic 4B, part of Schematic 4C, and Schematic 4D

Model 1350A









Service Model 1350A

8-83. SCHEMATIC 4C PRINCIPLES OF OPERATION.

Schematic 4C contains:

- 1. X Coordinate Storage.
- 2. X Position Counter.
- 3. X Position-Coordinate Difference circuit.
- 4. X Position Clock Control.

Operation of the circuits on Schematic 4C will be covered for two cases: (1) Vector Generation; and (2) Character Generation.

8-84. CASE 1. VECTOR GENERATION.

When an X Coordinate value is available from memory on the V1-V10 data bus a H=LATCH X pulse will be input from the Control Board and latch that value into U34, U36, and U38, the X Coordinate Storage register.

After the coordinate is latched, a one's complement subtraction takes place in the X Position-Coordinate Difference circuit (U31, U32, U33). The subtraction is an A minus B operation. That is, the actual pen (beam) position (B) is subtracted from the input coordinate (A). The result of the subtraction is the absolute distance the pen must move in the X plane. If the pen is to move toward the right of the screen the result of the subtraction will be a positive number and U31 pins 11 and 16 will remain low. If the pen is to move toward the left of the screen the result of the subtraction will be a negative number and U31 pins 11 and 16 will be high.

With U31 pins 11 and 16 low the Exclusive OR gates (U35, U37, U58A and U58B) have no effect on the data and their outputs are identical to their inputs. The low on U31 pin 11 via U41 pin 6 on schematic 4D will place the X Position Counter in an up-count mode. When U31 pins 11 and 16 are high the Exclusive ORs will

complement the data and the X Position Counter is in the down-count mode.

The output data of the Exclusive ORs (U35, U37, U58A, and U58B) is further processed on schematic 4B which will return a RATE CLOCK (U80-2) to increment or decrement the X Position Counter. Only the correct number of clocks will be input to the X Position Counter to move the pen the absolute distance required. The contents of the X Position Counter is sent (H=XDATA1 through H=XDATA10) to the X Digital To Analog Converter, schematic 4E.


The X Position Counter will not be incremented/decremented if the RATE CLOCK is blocked in the Counter Control circuit by one of the following: (1) loss of L=VB from schematic 4B; (2) maximum display length (count of 1023) is reached when in up-count; (3) minimum display length (count of 0) is reached when in down-count.


8-85. CASE 2. CHARACTER GENERATION.


When in text mode the X Position Counter is controlled by the Character Generator Board. Two inputs (U41 pin 3 and U41 pin 4, from the Character Generator Board via schematic 4D) control the up/down count input to the X Position Counter. The input to U41 pin 3 also changes the X Position-Coordinate Difference circuit from an "Output=A-B" operation to "Output=A".

In the text mode the data latched into the X Coordinate Storage is from the Character Generator (Display Memory contains a "text flag"). The data on bus lines V1 through V10 is latched in the X Coordinate Storage by the signal H=LATCH X when character data is available on the bus lines.

The Exclusive OR output data is sent to schematic 4B without a subtract or complement taking place. RATE CLOCKs will be returned from schematic 4B to increment or decrement the X Position Counter as required for each character. The output of the X Position Counter is converted to an analog signal by the Digital to Analog Converter (schematic 4E).









Service Model 1350A

8-86. SCHEMATIC 4D PRINCIPLES OF OPERATION.

Schematic 4D contains:

- 1. Y Coordinate Storage.
- 2. Y Position Counter.
- 3. Y Position-Coordinate Difference circuit.
- 4. Y Position Clock Control.

Operation of the circuits on Schematic 4D will be covered for two cases: (1) Vector Generation; and (2) Character Generation.

8-87. CASE 1. VECTOR GENERATION.

When a Y Coordinate value is available from memory on the V1-V10 data bus a H=LATCH Y pulse will be input from the Control Board and latch that value into U44, U46, and U48, the Y Coordinate Storage register.

After the coordinate is latched a ones complement subtraction takes place in the Y Position-Coordinate Difference circuit (U49, U50, U51). The subtraction is an A minus B operation, that is, the actual pen (beam) position (B) is subtracted from the input coordinate (A). The result of the subtraction is the absolute distance the pen must move in the Y plane. If the pen is to move toward the right of the screen the result of the subtraction will be a positive number and U49 pins 11 and 16 will remain low. If the pen is to move toward the left of the screen the result of the subtraction will be a negative number and U49 pins 11 and 16 will be high.

When U49 pins 11 and 16 are low the Exclusive OR gates (U59, U60, U58C and U58D) have no effect on the data and their outputs are identical to their inputs. The low on U49 pin 11 via U41-8 and U45-9 will place the Y Position Counter in an up-count mode. When U49 pins 11 and 16 are high the Exclusive ORs will complement

the data and the Y Position Counter is in the down-count mode.

The output data of the Exclusive ORs (U59, U60, U58C, and U58D) is further processed on schematic 4B which will return a RATE CLOCK (U80-4) to increment or decrement the Y Position Counter. Only the correct number of clocks will be input to the Y Position Counter to move the pen the absolute distance required. The contents of the Y Position Counter is sent (H=YDATA1 through H=YDATA10) to the Y Digital To Analog Converter, schematic 4E.


The Y Position Counter will not be incremented/decremented if the RATE CLOCK is blocked in the Counter Control circuit by one of the following: (1) loss of L=VB from schematic 4B; (2) maximum display length (count of 1023) is reached when in up-count; (3) minimum display length (count of 0) is reached when in down-count.


8-88. CASE 2. CHARACTER GENERATION.

When in text mode the Y Position Counter is controlled by the Character Generator Board. Two inputs U41 pin 9 and U41 pin 13 from the Character Generator Board control the up/down count input to the Y Position Counter. The input to U41 pin 10 also changes the Y Position-Coordinate Difference circuit from an "Output=A-B" operation to "Output=A".


In the text mode the data latched into the Y Coordinate Storage is from the Character Generator. The data on bus lines V1 through V10 is latched in the Y Coordinate Storage by the signal LATCH Y when character data is available on the bus lines.

The Exclusive OR output data is sent to schematic 4B without a subtract or complement taking place. RATE CLOCKs will be returned from schematic 4B to increment or decrement the Y Position Counter as required for each character. The output of the Y Position Counter is converted to an analog signal by the Digital to Analog Converter (schematic 4E).





LOGIC DEVICE POWER CONNECTIONS



NOTES:

- 1. GATES ARE SYMBOLIZED ACCORDING TO CIRCUIT FUNCTION.
- 2. UNLESS OTHERWISE NOTED:
 RESISTANCE IN DHMS
 CAPACITANCE IN PICDFARADS
 INDUCTANCE IN MICROHENRIES
- 3. UNLESS DTHERWISE NOTED:
 LDGIC LEVELS ARE TTL:
 +2.0V TD +5.DV=LOGIC"1"=H
 DV TO +D.BV=LDGIC"0"=L

PARTS ON THIS SCHEMATIC

P/0 A4

C111 R162,164,166,167 U39,40A,B,41B,42A,C,0,44-46,48-51 U55-57,58C,0,59A,B,C,0,U60A,8,C,0, U61A,B,62A,B,C,778,C,80B

1350/114



Figure 8-39. Schematic 4D 8-51

8-89. SCHEMATIC 4E PRINCIPLES OF OPERATION.

Schematic 4E contains:

- 1. X Digital to Analog Converter (X DAC).
- 2. Y Digital to Analog Converter (Y DAC).

8-90. OPERATION.

Operation of the circuits on Schematic 4E will be covered using the first two input stages of the XDAC as operational examples. The XDAC and YDAC actually contain 10 input stages each, however, all 20 are identical in operation, therefore, a discussion of two is sufficient.

Each input stage contains a current source, a switching transistor, and a portion of a resistive ladder network. In the example, Q1 and Q3 are the current source transistors, Q2 and Q4 are the switching transistors, and R7, R8, R11, R12 are part of the resistive ladder network.

With all DAC inputs low from the position counter, Q1 and Q3 will be conducting. The current path for Q1 is from a low XDATA1 input through CR1 and Q1 to +15V. With low inputs, Q2 and Q4 are not conducting.

When the input XDATA1 goes high, Q2 is biased to turn on. A current is now flowing in the resistive ladder network causing a change at the input of the active filter (U89). When the position counter is incremented one count, XDATA1 will go low and XDATA2 will be high causing Q4 to conduct and Q2 to cutoff. The current source Q3 supplies the same amount of current to the resistive ladder network as Q1 did, however, because it is one stage closer to the active filter (U89) it has an effect on the input of U89 which is twice the change Q1 made.

When the position counter is again incremented XDATA1 and XDATA2 will both be high. The switching transistors, Q2 and Q4, will both be conducting, causing a change at the input of the active filter (U89) which is three times the effect of Q1 only.

Each input stage to the right on schematic 4E has twice the effect on the active filter (U89) of the previous stage. This is because the resistor network is a binary ladder.

The X and Y position data bits are connected to the current sources such that bit 10 causes 1/2 screen deflection, bit 9 causes 1/4 screen deflection, etc.


The operational amplifiers U89 and U91 are operating as active filter devices. The operational amplifiers U90 and U92 are operated as output driver stages.

The X and Y outputs are a positive 0 volt to 1 volt ramp potential for the display inputs.

8-91. ADJUSTMENTS.

A4R25, A4R30, A4R35, A4R40, and A4R45 are used to minimize gaps or overlapping of the X DAC. A4R87, A4R92, A4R97, A4R102, and A4R107 are used to minimize gaps or overlapping of the Y DAC. A4C11, A4C12, A4R3, A4C35, A4C36, and A4R65 are used to adjust the vectors for minimum distortion. See Section V of this manual for adjustment procedures.

Service



cutoff. The current int of current to the lowever, because it is (U89) it has an effect the change Q1 made.

again incremented high. The switching conducting, causing filter (U89) which is

nematic 4E has twice of the previous stage. k is a binary ladder.

re connected to the causes 1/2 screen deflection, etc.

d U91 are operating ional amplifiers U90 iver stages.

0 volt to 1 volt ramp

d A4R45 are used to the X DAC. A4R87, 4R107 are used to the Y DAC. A4C11, 1 A4R65 are used to ortion. See Section V cedures.






Figure 8-40. Component Locator for Schematic 4E and Part of Schematic 4C

| Model 1350A | 1350A |
|-------------|-------|
|-------------|-------|





8-92. CHARACTER GENERATOR A6 (SERVICE SHEET 5).

8-93. SCHEMATIC 5 PRINCIPLES OF OPER-ATION.

Schematic 5 contains the entire Character Generator. The circuits on the upper half of the schematic provide control and timing. The circuits on the lower half process an ASCII code on lines V1-V10 into a series of vector data. This data is sent back out the V1-V10 lines to the Vector Generator (on the Display Board), where it is added to the current beam location in order to produce a character.

The lower half of the schematic will be discussed first. Whenever an ASCII character is output from the current memory location, the X coordinate will be all zeroes on V1-V10. The all zero state is detected by U5 and U6B (Character Request Detector). This plus the X address clock resets U7A, starting the character generation mode. The next data present on V1-V10 is a 7-bit ASCII character code plus 2 bits for character size and one bit for character rotation. When a Y address clock is received, ASCII Latches U15 and U16 latch the character information and apply it to the Character ROM Address Decoders. These decoders are themselves ROMs which generate a unique 8-bit number that is applied to the Address Counters for parallel loading.

The Address Counters are stepped one count each time VECTOR BUSY goes high, meaning that the last vector has been processed by the Vector Generators. The ten outputs of the counters are applied to the Character ROMs as addresses. The Character ROMs are programmed to provide vector numbers characteristic of the strokes needed to produce the ASCII character.

The four data selectors U12-U14, and U26 (at the right side of the schematic) change the significance of the Character ROM outputs on V1-V10. The incoming size information on V8 and V9 control the data selectors by shifting the top four lines of the Character ROMs from V1-V4 through V4-V7. This in effect shifts the significance or weighting of the character stroke data to the Vector Generator, resulting in larger-sized characters.

U10A, U10D, and U22 select the ROM containing the desired character. ROM 1 (U24) contains the first 64 characters from the modified 1350A ASCII set. ROM 2 (U11) contains the rest of the characters. Refer to the Operating and Programming manual for the modified ASCII character set used in the 1350A.

The circuits along the upper part of the schematic provide control and timing for character generation. U1B is set when a Y address clock occurs.

U2A provides a 200 to 300 nanosecond pulse to the Address Counters for parallel loading of the unique number generated by the Character ROM Address Decoders.

U7A FF is clocked to its reset state whenever an X address clock is received and the current data on V1-V10 is all zeroes. All zeroes in the X coordinate means the Y coordinate following will contain an ASCII code for a character. U7B is clocked to its reset state following U7A's recognition of a character request and a Y address clock, meaning the data on V1-V10 is now a valid ASCII code.

U4A and U4B generate timing pulses to the Vector Generator through multiplexer U9. Unless a character rotation is received to reverse the order, U4A will enable the data coming from the Character ROMs to go to the X Vector Generator. U4B generates a similar pulse following the trailing edge of the U4A pulse to enable the Y Vector Generator. With these two bytes of data the Vector Generator computes the length and direction of the character stroke.

U2B generates a short delay after VECTOR BUSY goes high before the Address Counters are advanced one count.

After the last stroke of a character, while the beam is going to the starting position of the next character, the Character ROM outputs an End of Character signal. U1A FF sets after U4B times out, enabling U10C. When U2B times out ~90 nanoseconds after VECTOR BUSY returns high, U10C sets U7A and U7B. The Character Generator circuit is now ready to receive another character upon a character request detection.


NOTE


The Character Generator Board (A6) can be completely removed and the 1350A will still be able to produce vectors. This allows isolation when troubleshooting, as the Character Generator can "hang-up" the 1350A, preventing any output.

Service Model 1350A

| | R5 C22 | C4 | 023 R6 | | REF DESIG | GRID LOC | REF DESIG | GRID LOC |
|-------------|--|--|--|----------------|--------------|-------------|--------------|-------------|
| | U4 18_U | 100 | | | C1 | D-3 | R12 | E-3 |
| | | · Ш | ບ _ U2 | Q | C2 C3 | D-4 D-5 | R13 R14 | E-3 E-3 |
| | R7 CIO | | D/I | . ₹ 8 | C3 | C-5 | R15 | D-2 |
| | C6 644 | | N7 CI | 4 1 | C5 | B-5 | R16 | D-1 |
| | His contract to the second | 10 | CZ. | | C6 | A-4 | R17 | D-2 |
| 3 | 100 출 UB - 본 1 | 7 8 Ly | _ IIR | 1.5 | C7 CB | B-4 | R18 | B-2 |
| | | | | | CB CB | C-4 C-3 | R19 R20 | B-3 C-3 |
| | 16 + CI5 C7 | C8 | 4 | | C10 | D-2 | R21 | B-3 |
| | | u o | 1 | | C11 | D-2 | R22 | C-2 |
| | U5 U | 16 • UI7 | | 32-3-3 | C12 | D-1 | R23 | B-2 |
| | | - C | | * # # <u></u> | C13 C14 | D-1 C-1 | R24 U1 | B-2 C-5 |
| | J4 R9 | | | | C15 | B-4 | U2 | D-5 |
| 3 | | | N J3 | | C16 | B-2 | U3 | B-5 |
| | 2 UI5 2 U | n 9 | စ ထိ | -1004 | C17 | A-2 | U4 | B-5 |
| 3 | | Y O UIS | E . | <u>acarara</u> | C1B C19 | B-1 B-5 | U6 U7 | B-4 B-4 |
| | R21 | 100 | | 11111 | C20 | E-5 | UB | D-4 |
| , | l R2i RIS | Rí | 20 16 | | C21 | D-4 | U9 | C-4 |
| | | | 20000000000000000000000000000000000000 | | C22 | B-5 | U10 | B-3 |
| | <u> </u> | ្ស xu25 | + a UI: | | C23 C24 | D-5 B-4 | U11 U12 | C-2 B-2 |
| (| ຸ 023 ວັ _ອ 02 | Co. | | | C25 | C-4 | U13 | B-2 |
| \$ | | | CIO | areas I figure | J3 | D-3 | U14 | B-1 |
| | UII | | | | J4 | A-4 | U15 | B-3 |
| | 012 | UIT | 급 U2 | 10 | R1 R2 | E-5 D-3 | U16 U17 | B-4 |
| | | | THE STATE OF STREET | | R3 | B-4 | U1B | C-4 C-3 |
| | R23 R24 | the second secon | RIS RI7 | | R4 | D-5 | U19 | D-2 |
| | nco nc | | D D2 | | R5 | A-5 | U20 | D-2 |
| - | lide of the control o | ์ U24 | ପ <u>ଅ</u> ଅନ୍ତ | | R6 R7 | D-5 A-5 | U21 U22 | D-1 B-2 |
| | 2 U26 5 U | 4 | RIG | 7.49 | R8 | C-4 | U23 | B-2 |
| å | | | CI3 | | R9 | B-3 | U24 | C-1 |
| 3 | | | | 572277 · · · · | R10 | D-3 | XU25 | C-2 |
| | | | | 78-347 | R11 | E-3 | U26 | B-1 |

Figure 8-42. Character Generator Board A6 Component Locator Schematic 5





8-94. POWER SUPPLY A5 (SERVICE SHEET 6).

8-95. SCHEMATIC 6A PRINCIPLES OF OPERATION.

Schematic 6A contains the power input wiring, +15 V, +12 V, -5 V, -15 V regulators, protective overvoltage crowbars, and fan control circuits.

8-96. THREE-TERMINAL REGULATOR SUPPLIES.

The +12 V regulator will be described and is typical of all four regulators.

A DC voltage of \sim +20 volts is obtained from the Bridge Rectifier (CR2)/Filter (C8) circuit and applied to U2. U2 is a 3-terminal, fixed-voltage regulator. The output of the regulator IC is a voltage of +12 volts accurate to within 5%. These regulators have internal current limit and thermal protection.

On the output of the regulator is an Overvoltage Crowbar circuit. The crowbar shorts the output of the regulator should the voltage go above approximately 13.5 volts. The Overvoltage Crowbar is a protection circuit only. When the crowbar "fires" the Line fuse should open.

The +15 V and -15 V supplies are protected against reverse voltage conditions by diodes across their outputs.


8-97. FAN CIRCUIT.

The fan circuit consists of a filter (located at the rear of the Display Board A4) and an Inverter/Fan assembly. Transistor Q2 limits the maximum current drawn by the fan assembly.

8-98. TROUBLESHOOTING.

Troubleshooting any of the supplies is best done by disconnecting the loads via removing Printed Circuit boards from the 1350A. This will isolate the problem to one of the boards or to the power supply. The Overvoltage Crowbar circuits can be isolated by lifting R30 or R29.

If trouble is experienced with the fan, check the voltage and connections on the red (2) and blue (6) wires.



Service

Model 1350A

rotection Line fuse

l against

he rear of issembly.

done by d Circuit roblem to ply. The by lifting

e voltage ires.





Figure 8-44. Power Supply Board A5 Component Locator

Mnemonics on Power Supply Board A5

- L = DATAL Low lavel turns front panel LED on. Low when data is being raceivad.
- L = POWER INTERRUPT Low leval indicates a line voltage fluctuation or powar interrupt has occurred. Stays low until power is resat or instrument receives a DC4(20) ASCII command via HP-IB.
- L = PROGL Low level turns front panel LED on. Low when program Control Board or I/O Board instructions are being received.
- LINE SYNC This signal, generated on the Power Supply board, is used to signal the start of the naxt frama. Sync rate is 120 Hz.

Model 1350A



Model 1350A


Board A5


en data is being received.

fluctuation or power interor instrument receives a

program — Control Board

poard, is used to signal the





FAN AND CONTROLLER

NOTES:

1.UNLESS OTHERWISE NOTED:
RESISTANCE IN OHMS
CAPACITANCE IN PICOFARADS
INOUCTANCE IN MICROHENRIES
2.120HZ RIPPLE ON +15V SUPPLIES
MUST NOT EXCEED 0.050V P-P

PARTS ON THIS SCHEMATIC

| LVVIO | OM ILI | .J JUNE | TIMITE |
|------------------------|--|------------|---|
| A4 | A5 | 8A | CHASIS |
| C110 J5 R168-171 | C1-4,7-10, 16,21-25 CR1-4,7,8 P/O J1,2,3 O1.6 R1-4,26, 28-30 VR 2,3 | J1-3 S1 | B1 F1 J1 P1-4 Q2 S1A.B P/O T1 U1-4 W2-4.7 |

1350/110





Service Model 1350A

8-99. SCHEMATIC 6B PRINCIPLES OF OPERATION.

Schematic 6B contains the Switching Regulator +5 V supply, Line Sync Generator, and front panel LEDs.

8-100. +5 VOLT POWER SUPPLY.

The +5 volt power supply is a switching regulator type and is used to power all the integrated circuits except for the Random Access Memories (RAMs).

The ICs in the instrument are protected by an Overvoltage Crowbar circuit consisting of A5Q5 and A5VR1. A5VR1 is connected to the output of the regulator circuit. If an overvoltage condition occurs then VR1 conducts, turning on A5Q5 to open the Line fuse. The approximate firing voltage for the crowbar is +5.75 volts.

Q1 (located on the rear deck above the fan) is used as a switch. The duty cycle (on/on+off time) is controlled by A5U1. The duty cycle changes, depending on the load, to keep the charge across A5C18 equal to 5 volts. When Q1 is on, the charge rate of A5C18 is controlled by A5L1 producing a ramp. When an upper limit is reached Q1 is turned off, A5CR6 conducts, and the energy stored on A5L1 dumps into A5C18. When the voltage across A5C18 decays to a lower limit Q1 is again turned on and the process repeats.

A5U1 senses the charge across A5C18 and compares it to an internally generated reference of +7.15 volts divided down to +5 volts by A5R14-16. Oscillation (Q1 on-off cycle) is sustained by feedback from A5C17 and A5C15.

A5Q3 functions as a driver for Q1. A5Q4 limits the maximum charge current into A5C18, protecting Q1.

8-101. LINE SYNC GENERATOR.

The Line Sync Generator is an overdriven amplifier which generates a 2-times-line-frequency square wave to sync the display to the line. A switch on the rear panel enables the LINE SYNC feature (see Schematic 3D). A5CR5 is a full-wave rectifier that provides the 2-times-line-frequency switching action.


8-102. TROUBLESHOOTING.


Check for the proper voltage at the fuse. If the +5 V Switching Regulator will not oscillate check Q1, A5Q3, A5Q4, and A5U1. U1 is best checked by simply replacing it. The following list gives the expected voltages and waveforms around A5U.

| pin 1+5 V |
|--|
| pin 2+5 V |
| pin 3+5 V |
| pin 4+7.15 V |
| pin 5 Ground (connected to chassis) |
| pin 6 +5 V with +0.5 V pulse \sim 20 kHz |
| pin 7 +30 V with -1.5 V pulse \sim 20 kHz |
| pin 8+30 V |
| pin 9 +5 V with +0.5 V pulse $\sim 20 \text{ kHz}$ |
| pin 10 +5 V with +0.5 V pulse \sim 20 kHz |
| |

Test Point 1 above A5CR6 should have a 30 V 20% duty cycle pulse. This is approximate and varies with the load.

The TALK lamp is not used and will not light.





NOTE:

UNLESS OTHERWISE NOTED: RESISTANCE IN DHMS CAPACITANCE IN PICOFARADS INDUCTANCE IN MICROHENRIES

2. 120HZ RIPPLE ON +5V SUPPLY MUST NOT EXCEED 0.10V P-P.MAX. 20KHZ RIPPLE IS 0.050V P-P.

PARTS ON THIS SCHEMATIC

| A5 80. | A2 | CHASIS |
|---|--------------|---------------------------------------|
| C5,6,11-15,17-20, 26 CR5,6 F1 J P/O 1,4,5,6 L1 | P/0 XA5P1 | CR1 P/D P4 O1 P/O T1 W3,5 |
|)2-5 /1 | A7 | |
| | 0\$1-5 P1 | |
| | | |
| | | |
| | | i |

1350/111

TOP VIEW

A5R15 +5V ADJ +5 V TP A6 MOUNTS ON TOP OF A4 BOARD A4R25 (1/32) X-AXIS DAC - A4R35 (1/8) ADJUSTMENTS - A4R40 (1/4) A4R45 (1/2) A4R92 (1/16) A4C35 A4R97 (1/8) Y-AXIS DAC A4R102 (1/4) A4C12 ADJUSTMENTS A4R107 (1/2) A4R65 A4C11 DAC TIMING ADJUSTMENTS

BOTTOM VIEW

